Intel® Programmable Acceleration Card (PAC) with Intel® Arria® 10 GX FPGA Data Sheet
# Contents

1. Introduction .................................................................................................................. 3

2. Overview........................................................................................................................ 5
   2.1. Views of the Intel PAC with Intel Arria 10 GX FPGA..................................................5
   2.2. Overview of Product Features..................................................................................6
       2.2.1. Intel Arria 10 GX FPGA............................................................................... 6
       2.2.2. On-Board Memory..................................................................................... 6
       2.2.3. Interfaces and Dimensions .........................................................................6
       2.2.4. Software.................................................................................................. 7
       2.2.5. Power...................................................................................................... 7
       2.2.6. CPLD....................................................................................................... 7
       2.2.7. QSFP+ .................................................................................................... 7
       2.2.8. Control and Support...................................................................................8

3. System Compatibility ................................................................................................... 10

4. Mechanical Information ............................................................................................... 12
   4.1. Air Duct Disassembly............................................................................................14

5. Thermal Specifications .................................................................................................16
   5.1. Thermal Test Performance Results..........................................................................16

6. FPGA Interface Manager .............................................................................................. 18
   6.1. Updating the FIM ................................................................................................ 18

7. Board Management Controller...................................................................................... 19
   7.1. Features.............................................................................................................19
       7.1.1. BMC Voltage and Thermal Handling............................................................ 20
       7.2. Device Peripheral Table..................................................................................20
       7.3. Updating the BMC Configuration and Firmware..................................................22

8. PLDM Commands for the Board Management Controller............................................... 23
   8.1. I²C/SMBus Address ............................................................................................. 23
   8.2. Supported SMBus Commands.............................................................................. 23
   8.3. Supported MCTP Commands.............................................................................. 23
       8.3.1. MCTP Control Messages............................................................................ 23
   8.4. Supported PLDM Commands.............................................................................. 24
       8.4.1. PLDM Base Specification Commands........................................................... 24
       8.4.2. PLDM for Platform Monitoring and Control Specification Commands........ 24
   8.5. Defined Platform Descriptor Records.......................................................................24
   8.6. Sensor and Threshold Information..........................................................................26

A. Regulatory Information................................................................................................ 27

B. References....................................................................................................................33

C. Revision History............................................................................................................34
1. Introduction

Figure 1. Intel® Programmable Acceleration Card with Intel® Arria® 10 GX FPGA

This datasheet for the Intel® PAC with Intel Arria® 10 GX FPGA shows electrical, mechanical, compliance, and other key specifications. This datasheet assists data center operators and system integrators to properly deploy this PAC into their servers. It also documents the FPGA power envelope, connectivity speeds to memory, and network connectivity, so that accelerator function unit (AFU) developers can properly design and test their IP.

The PAC is supported by the Intel Acceleration Stack for Intel Xeon® CPU with FPGAs. The Intel Acceleration Stack provides a common developer interface to both application and acceleration function developers and includes drivers, Application Programming Interfaces (APIs) and an FPGA Interface Manager (FIM).

Along with acceleration libraries and development tools, the Acceleration Stack saves development time and enables code re-use across multiple Intel FPGA form-factor products, allowing the developer to focus on the unique value-addition of their solution. Developers can use the Accelerator Functional Unit Developer’s Guide for Intel FPGA Programmable Acceleration Card to get started.
Intel validates each Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA to support large scale deployments requiring FPGA acceleration. This platform is targeted for market-specific acceleration in applications such as:

- Big Data Analytics
- Artificial Intelligence
- Video Transcoding
- Cyber Security
- Genomics
- High-Performance Computing
- Finance

**Related Information**

Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Arria 10 GX FPGA
2. Overview

This chapter provides an overview of the programmable acceleration card and describes the board architecture and its components.

2.1. Views of the Intel PAC with Intel Arria 10 GX FPGA

Figure 2. Intel PAC with Intel Arria 10 GX FPGA

Figure 3. Intel PAC with Intel Arria 10 GX FPGA Conceptual View
2.2. Overview of Product Features

2.2.1. Intel Arria 10 GX FPGA

The Intel Arria 10 FPGAs feature industry-leading programmable logic built on 20 nm process technology that integrate a rich feature set of embedded peripherals, embedded high-speed transceivers, hard memory controllers and IP protocol controllers. Variable-precision digital signal processing (DSP) blocks integrated with hardened floating point (IEEE 754-compliant) enable the Intel Arria 10 FPGAs to deliver floating point performance of up to 1.5 TFLOPS. Arria 10 FPGAs have a comprehensive set of power-saving features. Combined, these features allow developers to build versatile set of acceleration solutions.

When developing the accelerator function for the Intel PAC, select the 10AX115N2F40E2LG device.

Related Information

- Intel FPGA Devices
  Detailed information about features of the Intel Arria 10 GX FPGA family
- Intel Arria 10 Device Datasheet
  This datasheet describes the electrical characteristics, switching characteristics, configuration specifications, and I/O timing for Intel Arria 10 devices.
- Intel Arria 10 Device Overview
  This device overview provides information about known device issues affecting Intel Arria 10 GX/GT devices. It also offers design recommendations you should follow when using Intel Arria 10 GX/GT devices.

2.2.2. On-Board Memory

- 8 GB Double Data Rate 4 (DDR-4 SDRAM) memory
  - Two 4 GB DDR-4 memory banks, part number MT40A512M16JY-083E:B
  - 2133 MT/s per DDR-4 memory bank
  - Transfer width: 64 data bits
  
  Note: Refer to the Accelerator Functional Unit Developer's Guide for Intel FPGA Programmable Acceleration Card for access within the FIM to this memory link.

- One 1 GB (128 MB) Flash – for use with the FIM

Related Information

Accelerator Functional Unit (AFU) Developer’s Guide

2.2.3. Interfaces and Dimensions

- PCI Express (PCIe) x8 Gen3 electrical, x16 mechanical for stability
  
  Note: The Intel PAC with Intel Arria 10 GX FPGA does not support PCIe Gen4.

- USB 2.0 interface for debugging.

- 1x Quad Small Form Factor Pluggable+ (QSFP+) with 4x 10GbE or 40GbE support.

The Intel PAC fits into 1U servers.
• ½ Length, full height card with air duct installed (default)
• ½ Length, ½ height card with air duct removed and low profile bracket installed
• Standard bracket available with air duct addition available.

*Note:* One rack unit is 44.5 mm (1.75 inches) high. One rack unit is commonly designated as "1U".

### 2.2.4. Software

- Acceleration Stack for Intel Xeon CPU with FPGAs
- FIM Installed in Intel PAC board flash
  
  *Note:* Certain development sample boards may be supplied without the FIM installed.
- Board Management Controller firmware

**Related Information**

Intel FPGA Acceleration Hub
Information about the Intel Acceleration Stack.

### 2.2.5. Power

- 66 W Thermal Design Power (TDP)
  - The TDP is based on the max current, per the PCIe specification, of 5.5A on the 12V rail.
  - As the developers or solution provider, you must ensure that the AFU does not exceed this limit or the limit provided by the qualified server vendor. Functionality and reliability of the server is not supported for AFUs that exceed the specification.
- Up to 45 W FPGA power consumption
- The PAC source power is from the 12V rail of the PCIe* edge connector. The PAC does not draw power from the 3.3V rail.

### 2.2.6. CPLD

The CPLD is an Intel FPGA Download Cable. JTAG is used for debug and instances where the FIM image is corrupted or needs to be updated.

### 2.2.7. QSFP+

The Intel PAC with Intel Arria 10 GX FPGA has a QSFP+ cage on the front panel which supports 40GbE or four 10GbE.

The table below details the Intel-supported connectors. For volume deployment, you must use Intel-validated QSFP+ cables.

Successful functioning of 40GbE and 10GbE requires appropriate physical medium attachment (PMA) settings. Run the provided PMA settings script as detailed in the 10Gbps Ethernet Accelerator Functional Unit (AFU) Design Example User Guide or 40Gbps Ethernet Accelerator Functional Unit (AFU) Design Example User Guide.
Table 1. QSFP+ Support for the Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA

<table>
<thead>
<tr>
<th>Model Number</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>XLDACBL1</td>
<td>Intel Ethernet QSFP+ 1-meter direct attach cable (DAC) twinaxial cables</td>
</tr>
<tr>
<td>XLDACBL3</td>
<td>Intel Ethernet QSFP+ 3-meter direct attach cable (DAC) twinaxial cables</td>
</tr>
<tr>
<td>E40QSFPSR</td>
<td>Intel Ethernet QSFP+ short reach (SR) optic module</td>
</tr>
<tr>
<td>X4DACBL1</td>
<td>Intel Ethernet QSFP+ 1-meter Passive Breakout Cable</td>
</tr>
<tr>
<td>X4DACBL3</td>
<td>Intel Ethernet QSFP+ 3-meter Passive Breakout Cable</td>
</tr>
</tbody>
</table>

Switches

Intel has used the following switches in their validation configuration.

Table 2. Intel-Validated Switches

<table>
<thead>
<tr>
<th>Switch Brand</th>
<th>Switch Model Number</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dell*</td>
<td>Z9100-ON</td>
</tr>
<tr>
<td>Extreme Networks*</td>
<td>x870-32C</td>
</tr>
<tr>
<td>Mellanox*</td>
<td>SN2700</td>
</tr>
<tr>
<td>Cisco*</td>
<td>Nexus N9K-C93180YC-EX</td>
</tr>
<tr>
<td>Lenovo*</td>
<td>8272</td>
</tr>
<tr>
<td>Dell</td>
<td>8024F</td>
</tr>
</tbody>
</table>

QSFP+ SerDes

The QSFP+ interface has four Serializer/Deserializer (SerDes) lanes connected directly to the FPGA.

Related Information

- Running 10GbE PAC-to-PAC Test between two connected PACs in the 10Gbps Ethernet Accelerator Functional Unit (AFU) Design Example User Guide
- Running 40GbE PAC-to-PAC Test between two connected PACs in the 40Gbps Ethernet Accelerator Functional Unit (AFU) Design Example User Guide

2.2.8. Control and Support

The following features are available on this acceleration card for configuration, control and support:

- PCIe
- Board Management Controller (BMC)

2.2.8.1. PCIe Overview

This acceleration card has a PCIe interface for configuration in select cases. When Intel Acceleration Stack for Intel Xeon CPU with FPGAs version 1.2.1 and the latest BMC firmware are installed, the PCIe interface can be used for the following:
• Read/write Intel Arria 10 FPGA configuration in Flash
• Read manufacturing data
• Monitor on-board temperature and power
• Update the board's BMC firmware

2.2.8.2. Board Management Controller Overview

The Board Management Controller (BMC) is responsible for controlling, monitoring and giving low-level access to board features. The BMC microcontroller interfaces with on-board sensors, the FPGA and the flash, and it controls power and resets. The microcontroller communicates over PCIe I²C using:

• Platform Level Data Model (PLDM) for Platform Monitoring and Control version 1.1.1
• The Open Programmable Acceleration Engine (OPAE) FPGA tool

The firmware that runs on the BMC microcontroller is field upgradeable over PCIe. You can flash the BMC firmware and read sensor data with the OPAE commands fpgasupdate and fpgainfo.

For more details, refer to the Board Management Controller section.

Related Information

Board Management Controller on page 19
## 3. System Compatibility

This section describes the platforms and Linux™ distribution targeted for the acceleration card validation.

### Platforms

Refer to the [Qualified Servers and Ordering Information](#) page for a list of the latest qualified servers.

### Operating System Validation

#### Table 3. Operating System Validation

<table>
<thead>
<tr>
<th>Operating Systems (OS)</th>
<th>OS Family</th>
</tr>
</thead>
<tbody>
<tr>
<td>RHEL™ 7.6 Kernel 3.10</td>
<td>RHEL</td>
</tr>
<tr>
<td>Ubuntu 18.04 Kernel 4.15</td>
<td>Ubuntu</td>
</tr>
</tbody>
</table>

Adapters must have the following PCIe ID and power/thermal budget.

**Note:**
- VID - Vendor ID
- SVID - Sub Vendor ID
- DID - Device ID
- SDID - Sub Device ID

#### Table 4. PCIe ID and Power/Thermal Budget

<table>
<thead>
<tr>
<th>PAC</th>
<th>PCIe VID</th>
<th>PCIe DID</th>
<th>PCIe SVID</th>
<th>PCIe SDID</th>
</tr>
</thead>
<tbody>
<tr>
<td>Intel PAC with Intel Arria 10 GX FPGA</td>
<td>0x8086</td>
<td>0x09C4</td>
<td>0x8086</td>
<td>0x0000</td>
</tr>
</tbody>
</table>

#### Table 5. Ordering Code vs. Intel Acceleration Stack Version Compatibility

<table>
<thead>
<tr>
<th>Ordering Code</th>
<th>Intel Acceleration Stack Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-ACB-10AX1151AES</td>
<td>1.0</td>
</tr>
<tr>
<td>DK-ACB-10AX1152AES</td>
<td>Not validated</td>
</tr>
</tbody>
</table>

**Note:** If you purchased a board from a qualified OEM, please contact the OEM to confirm which version(s) of the Acceleration Stack it supports.
### Table 6. Validated BMC and Intel Acceleration Stack Versions

<table>
<thead>
<tr>
<th>Intel Acceleration Stack Version</th>
<th>BMC Firmware Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.0</td>
<td>26815</td>
</tr>
<tr>
<td>1.1 Alpha</td>
<td>26819</td>
</tr>
<tr>
<td>1.1 Beta and Production</td>
<td>26822</td>
</tr>
<tr>
<td>1.2</td>
<td>26889</td>
</tr>
<tr>
<td>1.2.1 PV</td>
<td>26895</td>
</tr>
</tbody>
</table>

PACs ordered under the following codes are development samples and should not be used for volume deployment.

### Table 7. Development Samples

<table>
<thead>
<tr>
<th>OPN</th>
<th>MM#</th>
</tr>
</thead>
<tbody>
<tr>
<td>DK-ACB-10AX1151AES</td>
<td>980016</td>
</tr>
<tr>
<td>DK-ACB-10AX1152AES</td>
<td>980017</td>
</tr>
</tbody>
</table>
4. Mechanical Information

**Dimensions of the Intel PAC with Intel Arria 10 GX FPGA**

- Standard height, half length PCIe card
- Low profile option available
- Card Weight with air duct: 255 g
- Maximum component height: 14.47 mm
- PCIe x16 mechanical

**Figure 4. Acceleration Card - Standard Profile Bracket with Airduct**
4. Mechanical Information

Figure 5. Air Duct Assembly

Figure 6. Acceleration Card - Low Profile Bracket
4.1. Air Duct Disassembly

Removal of air duct requires a different bracket to be used. Additional bracket options are available in Development Sample only to support the Intel PAC with Intel Arria 10 GX FPGA without air duct.

1. Unscrew two M2x3 screws with 1.5+/−0.5 LBF.INCH torque and then remove two piece covers from air duct.

2. After removing the covers, unfasten the two captive screws (#1 & #2) from the slots on air duct side wall. Also unscrew other M2.5 screw (#3) from I/O bracket. The whole air duct can now be easily disassembled.
3. For I/O Bracket disassembly, remove the other two M2.5 screws then take out PCIe bracket from the Intel PAC with Intel Arria 10 GX FPGA.

4. For Low Profile I/O Bracket Assembly, use a Phillips screwdriver with 3+/-0.5LBF.inch torque to fasten two M2.5 screws with low profile I/O Bracket.
5. Thermal Specifications

This acceleration card is thermally limited to dissipate no more than 45 W on the FPGA. FPGA junction temperature must not exceed 95°C. Make sure the temperature of the QSFP+ module is within the vendor specification, usually 70°C or 85°C.

- Operating Temperature: 95 °C
- Shutdown Temperature: 100 °C

Refer to the Power Estimator Guide to avoid exceeding 95 °C. Refer to AN 872: Thermal and Power Guidelines: For Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA to verify and ensure that the AFU operates within the power supported by the Intel PAC with Intel Arria 10 GX FPGA.

AFU Developers should use the Arria 10 PowerPlay Early Power Estimator and the Intel Quartus® Prime Power Analyzer to estimate power consumption.

![Airflow Pattern](image)

Figure 8. Airflow Pattern

Related Information


- AN 872: Thermal and Power Guidelines: For Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA

5.1. Thermal Test Performance Results

<table>
<thead>
<tr>
<th>Term</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Linear Feet per Minute (LFM)</td>
<td>Air velocity is calculated by dividing the volumetric flow rate by the cross-sectional area of the flow passage.</td>
</tr>
<tr>
<td>$T_{LA}$</td>
<td>The measured ambient temperature locally surrounding the FPGA. The ambient temperature should be measured just upstream of a passive heatsink or at fan inlet for an active heatsink.</td>
</tr>
</tbody>
</table>
### Table 9. $T_{LA}$ vs. Velocity Profile with Air Duct

<table>
<thead>
<tr>
<th>$T_{LA}$ (°C)</th>
<th>Velocity (LFM) (85 °C QSFP spec)</th>
<th>Velocity (LFM) (70 °C QSFP spec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>270</td>
<td>270</td>
</tr>
<tr>
<td>35</td>
<td>300</td>
<td>300</td>
</tr>
<tr>
<td>40</td>
<td>360</td>
<td>360</td>
</tr>
<tr>
<td>45</td>
<td>420</td>
<td>420</td>
</tr>
<tr>
<td>50</td>
<td>510</td>
<td>510</td>
</tr>
<tr>
<td>55</td>
<td>660</td>
<td>690</td>
</tr>
</tbody>
</table>

### Table 10. $T_{LA}$ vs. Velocity Profile without Air Duct

<table>
<thead>
<tr>
<th>$T_{LA}$ (°C)</th>
<th>Velocity (LFM) (85 °C QSFP spec)</th>
<th>Velocity (LFM) (70 °C QSFP spec)</th>
</tr>
</thead>
<tbody>
<tr>
<td>30</td>
<td>330</td>
<td>330</td>
</tr>
<tr>
<td>35</td>
<td>390</td>
<td>390</td>
</tr>
<tr>
<td>40</td>
<td>420</td>
<td>420</td>
</tr>
<tr>
<td>45</td>
<td>510</td>
<td>510</td>
</tr>
<tr>
<td>50</td>
<td>600</td>
<td>630</td>
</tr>
<tr>
<td>55</td>
<td>810</td>
<td>870</td>
</tr>
</tbody>
</table>
6. FPGA Interface Manager

The FPGA Interface Manager (FIM) contains the FPGA logic to support the accelerators, including the PCIe IP core, the Core Cache Interface protocol (CCI-P) fabric, the onboard DDR memory interface, and management engine. Specific features of the FIM are listed in the following documents:

- Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
- OPAE Intel FPGA Linux Device Driver Architecture Guide
- FPGA Interface Manager Data Sheet for Intel FPGA Programmable Acceleration Card with Intel Arria 10 GX FPGA

The 1024 Mb flash memory stores the FPGA Interface Manager (FIM) which provides a common user interface for placement of accelerator functions. In addition, the FIM allows dynamic downloading of new accelerator functions and updates to the FIM.

The FIM can read all sensor data from the BMC, using the Intel Acceleration Stack. For example, to read the FPGA temperature, use the following command:

```
sudo fpgainfo temp
```

To read voltage and current data, use the following command:

```
sudo fpgainfo power
```

Refer to the Intel Acceleration Stack Quick Start Guide for the Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA to learn how to use these features.

6.1. Updating the FIM

The FIM image in flash memory can be updated over PCIe via the Acceleration Stack. This loads the FIM image into the onboard flash memory. Upon power up, the board loads the image from flash onto the FPGA.

**Note:** Please refer to the Intel Acceleration Stack Quick Start Guide for the Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA for instructions on updating the FIM.
7. Board Management Controller

A board management controller (BMC) resides on the Intel PAC with Intel Arria 10 GX FPGA.

7.1. Features

The on-board microcontroller:
- Provides low-level access to board features.
- Interfaces with sensors, FPGA, flash and QSFP.
- Controls power and resets on the board.
- Monitors temperatures, voltages and currents and provides protective action when readings are outside of critical thresholds.
- Provides Platform Level Data Model (PLDM) for PCIe I$^2$C communication. The I$^2$C slave address is 0xCE.
- Supports field upgrades of BMC firmware.

Figure 9. Board Management Controller for the Intel PAC with Intel Arria 10 GX FPGA
7.1.1. BMC Voltage and Thermal Handling

The BMC powers down the Intel PAC with Intel Arria 10 GX FPGA and reboots the server if the power, temperature or voltage reaches a certain threshold. This response prevents damage to the server or Intel PAC with Intel Arria 10 GX FPGA.

For threshold limits refer to the Device Peripheral Table section. This table shows the upper non-recoverable (UNR) value, which specifies the shutdown condition. The BMC will shut down power to the board under conditions that include the following:

- Backplane voltage reaches 14 V, or current reaches 6A (i.e., a maximum of 84W total power)
- FPGA junction temperature reaches 100°C

Note: The backplane power limits shown above are sufficient to protect the Intel PAC with Intel Arria 10 GX FPGA hardware. If your server components require more conservative limits, you can change any threshold using PLDM commands as described in PLDM Commands for the Board Management Controller.

To avoid unintended shutdown and loss of data:

- Use an Intel-validated server.
- Perform extensive power validation and consumption analysis on worst-case workloads.
- Use a qualified solution that is stress-tested across multiple servers and long durations.
- Enable the pacd daemon. This system service monitors sensor readings versus defined thresholds, and disables access to the Intel PAC when it exceeds a threshold. For information about pacd, refer to OPAE FPGA Tools in the Open Programmable Acceleration Engine page.

You can identify whether the BMC has detected a board failure from the two on-board LEDs. Looking into the bracket of the Intel PAC through the venting holes on the back side of the server, you can see four steadily ON green LEDs. Behind them (further into the board), there is either a green LED or red LED that is on. The green LED blinks whenever the BMC is operating and is steadily on if the BMC is being initialized. When the BMC detects a failure condition and holds off board power, a red LED (next to the green LED) will be steadily on. Board failure conditions may occur because of an overheated FPGA or too much power draw from the board.

Related Information

PLDM Commands for the Board Management Controller on page 23

7.2. Device Peripheral Table

The following table describes the peripherals, currents or voltages that you can monitor on the Intel PAC with Intel Arria 10 GX FPGA:
- Type: Indicates the origin of measurement
- Channel and Address columns: Indicate the virtual I²C channel and address that are used to access the peripheral through the microcontroller.
- ID (DEV/PDR): Indicates the platform descriptor record (PDR) index; otherwise, indicates the device number (DEV), if any, to be passed to the relevant PLDM command.
- UNC: Upper non-critical value
- UC: Upper critical value
- UNR: Upper non-recoverable value: the threshold for power shutdown

Table 11. Device Peripheral Table

<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Channel</th>
<th>Address</th>
<th>ID (DEV/PDR)</th>
<th>UNC</th>
<th>UC</th>
<th>UNR</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Board Power</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>0</td>
<td>75</td>
<td>100</td>
<td>113</td>
<td></td>
</tr>
<tr>
<td>12v Backplane Current</td>
<td>Sensor</td>
<td>5</td>
<td>0xD4</td>
<td>1</td>
<td>5.5</td>
<td>6</td>
<td>6</td>
<td>LTC4151 Input Current</td>
</tr>
<tr>
<td>12v Backplane Voltage</td>
<td>Sensor</td>
<td>5</td>
<td>0xD4</td>
<td>2</td>
<td>13.5</td>
<td>14</td>
<td>14</td>
<td>LTC4151 Input Voltage</td>
</tr>
<tr>
<td>1.2v Current</td>
<td>Sensor</td>
<td>6</td>
<td>0xD0</td>
<td>4</td>
<td>12</td>
<td>13</td>
<td>15</td>
<td>LTC4151 Output Current</td>
</tr>
<tr>
<td>1.2v Voltage</td>
<td>Sensor</td>
<td>6</td>
<td>0xD0</td>
<td>3</td>
<td>1.26</td>
<td>1.3</td>
<td>1.4</td>
<td>LTC4151 Output Voltage</td>
</tr>
<tr>
<td>1.8v Current</td>
<td>Sensor</td>
<td>6</td>
<td>0xD2</td>
<td>6</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>LTC4151 Output Current</td>
</tr>
<tr>
<td>1.8v Voltage</td>
<td>Sensor</td>
<td>6</td>
<td>0xD2</td>
<td>5</td>
<td>1.9</td>
<td>2</td>
<td>2.04</td>
<td>LTC4151 Output Voltage</td>
</tr>
<tr>
<td>3.3v Current</td>
<td>Sensor</td>
<td>6</td>
<td>0xD4</td>
<td>8</td>
<td>6</td>
<td>7</td>
<td>8</td>
<td>LTC4151 Output Current</td>
</tr>
<tr>
<td>3.3v Voltage</td>
<td>Sensor</td>
<td>6</td>
<td>0xD4</td>
<td>7</td>
<td>3.47</td>
<td>3.6</td>
<td>3.96</td>
<td>LTC4151 Output Voltage</td>
</tr>
<tr>
<td>FPGA Core Voltage</td>
<td>Sensor</td>
<td>6</td>
<td>0xDA</td>
<td>9</td>
<td>0.95</td>
<td>1</td>
<td>1.08</td>
<td>LTC4151 Output Voltage</td>
</tr>
<tr>
<td>FPGA Core Current</td>
<td>Sensor</td>
<td>6</td>
<td>0xDA</td>
<td>10</td>
<td>50</td>
<td>55</td>
<td>60</td>
<td>LTC4151 Output Current</td>
</tr>
<tr>
<td>FPGA Core Temperature</td>
<td>Sensor</td>
<td>0</td>
<td>0x98</td>
<td>11</td>
<td>90</td>
<td>95</td>
<td>100</td>
<td>NCT72CMTR2G External</td>
</tr>
<tr>
<td>Core Supply Temperature</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>15</td>
<td>100</td>
<td>110</td>
<td>120</td>
<td>-</td>
</tr>
<tr>
<td>Board Temperature</td>
<td>Sensor</td>
<td>0</td>
<td>0x98</td>
<td>12</td>
<td>70</td>
<td>75</td>
<td>80</td>
<td>NCT72CMTR2G Local</td>
</tr>
<tr>
<td>QSFP Temperature</td>
<td>Sensor</td>
<td>3</td>
<td>0xA0</td>
<td>14</td>
<td>70</td>
<td>80</td>
<td>90</td>
<td>-</td>
</tr>
<tr>
<td>QSFP Voltage</td>
<td>Sensor</td>
<td>3</td>
<td>0xA0</td>
<td>13</td>
<td>3.4</td>
<td>3.5</td>
<td>3.7</td>
<td>-</td>
</tr>
<tr>
<td>VCCR Voltage</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>17</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VCCT Voltage</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>18</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
</tbody>
</table>

(1) For a detailed discussion of UNR, refer to BMC Voltage and Thermal Handling.
<table>
<thead>
<tr>
<th>Name</th>
<th>Type</th>
<th>Channel</th>
<th>Address</th>
<th>ID (DEV/PDR)</th>
<th>UNC</th>
<th>UC</th>
<th>UNR</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>VCCR Current</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>19</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VCCT Current</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>20</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VPP Voltage</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>21</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>VTT Voltage</td>
<td>Sensor</td>
<td>-</td>
<td>-</td>
<td>22</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>QSFP</td>
<td>SFP/QSFP</td>
<td>-</td>
<td>0xA0</td>
<td>1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>
<tr>
<td>Si5338</td>
<td>Programmable Clock</td>
<td>0</td>
<td>0xE0</td>
<td>0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>Defaults to 125, 125, 266.666667, 266.666667</td>
</tr>
<tr>
<td>MAC Prom</td>
<td>Network</td>
<td>4</td>
<td>0xA0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>AT24CS04</td>
</tr>
</tbody>
</table>

**Note:** The table above lists ID (DEV/PDR) (device IDs) based at 0, as shown by the fpgainfo command. However, the PLDM commands use device IDs based at 1. Therefore, when using PLDM commands, you must add 1 to the table device ID to obtain the PLDM device ID. For example, the board power ID is listed as 0 in the Device Peripheral Table, but in PLDM commands the board power ID is 1.

Refer to the Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA for information about the fpgainfo command.

### 7.3. Updating the BMC Configuration and Firmware

**Note:** Refer to the Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX for information on updating the BMC Configuration and Firmware.

**Related Information**

- Intel Acceleration Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
- Intel Acceleration Stack Quick Start Guide for Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA
8. PLDM Commands for the Board Management Controller

The BMC on the Intel PAC with Intel Arria 10 GX FPGA can communicate with a server BMC over the PCIe I²C bus. The supported protocol is the PLDM over Management Component Transport Protocol (MCTP) stack.

The PAC BMC supports a subset of PLDM and MCTP commands, to enable a server BMC to obtain sensor data for fan control. The BMC supports version 1.1.1 of the PLDM for Platform Monitoring and Control standard (DTMF specification DSP0248). It does not support version 1.1.0.

For more information about the PLDM and MCTP protocol specifications, refer to DMTF Specifications on the Platform Management Components Intercommunication website.

Note: The PAC BMC does not break large MCTP packets down to 64-byte packets, as described in the MCTP specification for baseline transmission unit size. Otherwise the BMC is fully compliant to the DMTF specifications.

Related Information
Platform Management Components Intercommunication

8.1. I²C/SMBus Address

The PCIe I²C slave address of the Intel PAC with Intel Arria 10 GX FPGA is fixed at 0xCE. There is no Address Resolution Protocol (ARP) support.

8.2. Supported SMBus Commands

- smbus_get_udid

8.3. Supported MCTP Commands

8.3.1. MCTP Control Messages

- mctp_set_endpoint_id
- mctp_get_endpoint_id
- mctp_get_endpoint_uuid
- mctp_get_mctp_version_support
- mctp_get_message_type_support
- mctp_get_vendor_defined_message_support
8. Supported PLDM Commands

8.4.1. PLDM Base Specification Commands

• pldm_settid
• pldm_gettid
• pldm_getterminusuid
• pldm_getpldmversion
• pldm_getpldmtypes
• pldm_etpldmcommands

8.4.2. PLDM for Platform Monitoring and Control Specification Commands

• pldm_settid
• pldm_gettid
• pldm_setnumericsensorenable
• pldm_getsensorreading
• pldm_getsensorthresholds
• pldm_setsensorthresholds
• pldm_restoresensorthresholds
• pldm_getsensorhysteresis
• pldm_setsensorhysteresis
• pldm_getpdrrepositoryinfo
• pldm_getpdr

8.5. Defined Platform Descriptor Records

71 Platform Descriptor Records (PDRs) for A10SA4 rev 26815

• NumericSensorPDR_1
• NumericSensorPDR_2
• NumericSensorPDR_3
• NumericSensorPDR_4
• NumericSensorPDR_5
• NumericSensorPDR_6
• NumericSensorPDR_7
• NumericSensorPDR_8
• NumericSensorPDR_9
• NumericSensorPDR_10
• NumericSensorPDR_11
• NumericSensorPDR_12
• NumericSensorPDR_13
8. PLDM Commands for the Board Management Controller

- NumericSensorPDR_14
- NumericSensorPDR_15
- NumericSensorPDR_16
- NumericSensorPDR_17
- NumericSensorPDR_18
- NumericSensorPDR_19
- NumericSensorPDR_20
- NumericSensorPDR_21
- NumericSensorPDR_22
- NumericSensorPDR_23
- NumericSensorInitializationPDR_1
- NumericSensorInitializationPDR_2
- NumericSensorInitializationPDR_3
- NumericSensorInitializationPDR_4
- NumericSensorInitializationPDR_5
- NumericSensorInitializationPDR_6
- NumericSensorInitializationPDR_7
- NumericSensorInitializationPDR_8
- NumericSensorInitializationPDR_9
- NumericSensorInitializationPDR_10
- NumericSensorInitializationPDR_11
- NumericSensorInitializationPDR_12
- NumericSensorInitializationPDR_13
- NumericSensorInitializationPDR_14
- NumericSensorInitializationPDR_15
- NumericSensorInitializationPDR_16
- NumericSensorInitializationPDR_17
- NumericSensorInitializationPDR_18
- NumericSensorInitializationPDR_19
- NumericSensorInitializationPDR_20
- NumericSensorInitializationPDR_21
- NumericSensorInitializationPDR_22
- NumericSensorInitializationPDR_23
- SensorAuxiliaryNamesPDR_1
- SensorAuxiliaryNamesPDR_2
- SensorAuxiliaryNamesPDR_3
- SensorAuxiliaryNamesPDR_4
- SensorAuxiliaryNamesPDR_5
8.6. Sensor and Threshold Information

Refer to Device Peripheral Table for a list of the peripherals, currents and voltages that can be monitored through the BMC.

Note: Although the PLDM commands use device IDs based at 1, the Device Peripheral Table lists device IDs based at 0\(^{(2)}\) in the ID (DEV/PDR) column. Therefore, when referring to a device ID in the table, you must add 1 to obtain the device ID used by the PLDM commands. For example, the board power ID is listed as 0 in the Device Peripheral Table, while PLDM commands use 1.

\(^{(2)}\) as shown by the fpgainfo command
A. Regulatory Information

Regulatory Model Number: 10AX115

United States Federal Communications Commission (FCC) Class A User Information

The Class A Product: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

1. This device may not cause harmful interference.
2. This device must accept the interference received, including interference that may cause undesired operation.

Attention: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with other instructions, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his/her own expense.

Caution: If this device is changed or modified without permission from Intel, the user may void his or her authority to operate the equipment.

VCCI Class A Statement

警告使用者:
此為甲類資訊技術設備，於居住環境中使用時，
可能造成射頻擾動，在此種情況下，使用者應
被要求採取某些適當的對策。

BSMI Class A Statement
Republic of Korea KCC Notice Class A

Canada EMC Compliance Statement
This Class A digital apparatus complies with Canadian ICES-003.
Cet appareil numérique de la classe A est conforme à la norme NMB-003 du Canada.

European Community Manufacturer Declaration

Belgium
Par la présente, Intel Corporation déclare que la carte Intel PAC with Intel Arria 10 GX FPGA est conforme aux directives 2014/30/UE, 2014/35/UE et 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Le texte intégral en anglais de la déclaration européenne de conformité est disponible à l’adresse suivante: Declaration of Conformity

Denmark

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Den fulde tekst for EUs overensstemmelseserklæring findes på engelsk på følgende adresse: Declaration of Conformity

Netherlands
Intel Corporation verklaart hierbij dat Intel PAC with Intel Arria 10 GX FPGA in overeenstemming is met de richtlijnen 2014/30/EU, 2014/35/EU en 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany
De volledige Engelse tekst van de EU-conformiteitsverklaring is hier beschikbaar:

Declaration of Conformity

Germany


Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Die vollständige EU-Konformitätserklärung ist in englischer Sprache unter der folgenden URL einsehbar: Declaration of Conformity

Sweden

Härmed intygar Intel Corporation att Intel PAC with Intel Arria 10 GX FPGA överensstämmer med direktiven 2014/30/EU, 2014/35/EU och 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Den fullständiga engelska texten för EU-överensstämmelsen finns på följande internetadress: Declaration of Conformity

Finland


Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

EU-vaatimustenmukaisuusvakuutuksen koko englanninkielinen teksti on saatavilla osoitteessa: Declaration of Conformity

Ireland

Hereby, Intel Corporation declares that the Intel PAC with Intel Arria 10 GX FPGA is in compliance with Directives 2014/30/EU, 2014/35/EU and 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

The full text of the EU declaration of conformity is available at the following URL: Declaration of Conformity

Portugal

A Intel Corporation declara, por este meio, que a Intel PAC with Intel Arria 10 GX FPGA cumpre as Diretivas 2014/30/UE, 2014/35/UE e 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Pode consultar o texto da declaração de conformidade da UE na íntegra, disponível em inglês através do seguinte URL: Declaration of Conformity
Spain

Por la presente, Intel Corporation declara que Intel PAC with Intel Arria 10 GX FPGA cumple las directivas 2014/30/UE, 2014/35/UE y 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

El texto completo (en inglés) de la declaración de conformidad de la UE está disponible en la siguiente URL: Declaration of Conformity

France

Par la présente, Intel Corporation déclare que la carte Intel PAC with Intel Arria 10 GX FPGA est conforme aux directives 2014/30/UE, 2014/35/UE et 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Le texte intégral en anglais de la déclaration européenne de conformité est disponible à l’adresse suivante: Declaration of Conformity

Italy

Con il presente documento, Intel Corporation dichiara che la scheda di accelerazione programmabile Intel PAC with Intel Arria 10 GX FPGA è conforme alle direttive 2014/30/EU, 2014/35/EU e 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Il testo completo della dichiarazione di conformità UE in lingua inglese è disponibile al seguente indirizzo: Declaration of Conformity

United Kingdom

Hereby, Intel Corporation declares that the Intel PAC with Intel Arria 10 GX FPGA is in compliance with Directives 2014/30/EU, 2014/35/EU and 2011/65/EU.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

The full text of the EU declaration of conformity is available at the following URL: Declaration of Conformity

Poland

Firma Intel Corporation niniejszym oświadcza, że karta Intel PAC with Intel Arria 10 GX FPGA jest zgodna z dyrektywami 2014/30/UE, 2014/35/UE i 2011/65/UE.

Att. Corp Quality, Intel Deutschland GmbH, Am Campeon 10-12, Neubiberg, 85579 - Germany

Pelny tekst deklaracji zgodności z wymogami UE w języku angielskim jest dostępny na stronie: Declaration of Conformity
End-of-Life/ Product Recycling

Product recycling and end-of-life take-back systems and requirements vary by country.

Contact the retailer or distributor of this product for information about product recycling and/or take-back.

Regulatory Markings

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Symbol</th>
<th>Symbol</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td><img src="image" alt="Symbol" /></td>
<td><img src="image" alt="Symbol" /></td>
<td><img src="image" alt="Symbol" /></td>
<td><img src="image" alt="Symbol" /></td>
</tr>
<tr>
<td><img src="image" alt="Symbol" /></td>
<td><img src="image" alt="Symbol" /></td>
<td><img src="image" alt="Symbol" /></td>
<td><img src="image" alt="Symbol" /></td>
</tr>
</tbody>
</table>

CAN ICES-3 (A)/NMB-3(A)

R-REM-CPU-10AX115
<table>
<thead>
<tr>
<th>部件名称</th>
<th>有毒有害物质或元素</th>
<th>Hazardous Substance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Metal Parts</td>
<td>Pb</td>
<td>○</td>
</tr>
<tr>
<td>Printed Board Assemblies (PBA)</td>
<td>Hg</td>
<td>○</td>
</tr>
<tr>
<td></td>
<td>Cd</td>
<td>○</td>
</tr>
<tr>
<td></td>
<td>Cr (VI)</td>
<td>○</td>
</tr>
<tr>
<td></td>
<td>PCB</td>
<td>○</td>
</tr>
<tr>
<td></td>
<td>PBB</td>
<td>○</td>
</tr>
<tr>
<td></td>
<td>PEBB</td>
<td>○</td>
</tr>
</tbody>
</table>

○：表示该有毒有害物质在该部件所有材料中的含量均在GB/T 26572标准规定的限量要求以下。

×：表示该有毒有害物质至少在该部件的某一材料中的含量超出GB/T 26572标准规定的限量要求。

对销售之日的销售产品，本表所示查询公司供应链的电子信息产品可能包含这些物质。注意：在销售产品中可能会也可能不会含有所有列出的部件。

This table shows where these substances may be found in the supply chain of our electronic information products, as of the date of sale of the enclosed product. Note that some of the component types listed above may or may not be a part of the enclosed product.

The Environment-Friendly Use Period (EFUP) for all enclosed products and their parts are per the symbol shown here, unless otherwise marked. Certain field-replaceable parts may have a different EFUP (for example, battery modules) number. The Environment-Friendly Use Period is valid only when the product is operated under the conditions defined in the product manual.
B. References

Related Information

Intel Arria 10 GX/GT Device Errata and Design Recommendations

This errata sheet provides information about known device issues affecting Intel Arria 10 GX/GT devices. It also offers design recommendations you should follow when using Intel Arria 10 GX/GT devices.
# C. Revision History

Table 12. Revision History for Intel Programmable Acceleration Card (PAC) with Intel Arria 10 GX FPGA Data Sheet

<table>
<thead>
<tr>
<th>Document Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2020.10.26</td>
<td>Added Air Duct Disassembly on page 14</td>
</tr>
</tbody>
</table>
| 2020.03.06       | Sections Updated:  
|                  | • Introduction on page 3  
|                  | • On-Board Memory on page 6  
|                  | • Interfaces and Dimensions on page 6  
|                  | • Control and Support on page 8  
|                  | • PCIe Overview on page 8  
|                  | • Board Management Controller Overview on page 9  
|                  | • System Compatibility on page 10 [Tables Updated]  
|                  | • Thermal Specifications on page 16 [Added links to related documents]  
|                  | • Board Management Controller on page 19  
|                  | • BMC Voltage and Thermal Handling on page 20 [OPAE link updated]  
|                  | • Updating the BMC Configuration and Firmware on page 22  
|                  | • Updating the FIM on page 18 |
| 2019.05.30       | • Updated Figure: Intel Programmable Acceleration Card with Intel Arria 10 GX FPGA.  
|                  | • Updated Appendix: Regulatory Information. |
| 2019.03.26       | Updated Views of the Intel PAC with Intel Arria 10 GX FPGA on page 5. Removed reference to ECC from PAC block diagram. |
|                  | • Updated BMC version with support for PCIe update  
|                  | • Added PLDM Commands for the Board Management Controller chapter  
|                  | • Updated the following sections:  
|                  | — FPGA Interface Manager in the FPGA Interface Manager chapter  
|                  | — BMC Voltage and Thermal Handling in the Board Management Controller chapter  
|                  | — BwMonitor in the Board Management Controller chapter  
|                  | — Updating the BMC Configuration and Firmware in the Board Management Controller chapter  
|                  | • ECC not supported in on-board memory  
|                  | • Clarified: BMC communication based on PLDM for Platform Monitoring and Control  
|                  | • Terminology correction: previously SDR, now PDR |
| 2018.08.16       | Corrected broken link in FPGA Interface Manager. |
| 2018.08.06       | Updated the following sections:  
|                  | • Introduction  
|                  | • Block Diagram  
|                  | • QSFP+  
|                  | • System Compatibility  
|                  | • Interfaces and Dimensions  
|                  | Added substantial content to the Board Management Controller chapter |
| 2018.04.11       | Updated the following sections:  
|                  | continued...
<table>
<thead>
<tr>
<th>Document Version</th>
<th>Changes</th>
</tr>
</thead>
<tbody>
<tr>
<td>2018.01.22</td>
<td>Updated the following sections:</td>
</tr>
<tr>
<td></td>
<td>• Introduction on page 3</td>
</tr>
<tr>
<td></td>
<td>• On-Board Memory on page 6</td>
</tr>
<tr>
<td></td>
<td>• Interfaces and Dimensions on page 6</td>
</tr>
<tr>
<td></td>
<td>• Power on page 7</td>
</tr>
<tr>
<td></td>
<td>• CPLD on page 7</td>
</tr>
<tr>
<td></td>
<td>• Board Management Controller on page 19</td>
</tr>
<tr>
<td></td>
<td>• Mechanical Information</td>
</tr>
<tr>
<td></td>
<td>• Thermal Test Performance Results on page 16</td>
</tr>
<tr>
<td></td>
<td>• Regulatory Information on page 27</td>
</tr>
<tr>
<td>2017.11.03</td>
<td>Initial Release</td>
</tr>
</tbody>
</table>