


I350 REFERENCE DESIGN




REVISION CONTROL
 0.95 - SVR & TSENS PIN CHANGE
 1.00 - PRELIMINARY
 2.00 - RELEASED

TABLE OF CONTENTS


PAGE	CONTENTS
1	TITLE
2	TOC
3	BLOCK DIAGRAM
4	PCIE - SMB - JTAG
5	MDI - PORT_0 & PORT_3
6	MDI - PORT_2 & PORT_4
7	SFP POWER
8	SFP
9	SUPPORT CIRCUITS
10	POWER SUPPLIES
11	POWER SUPPLY TREE
12	POWER MUX
13	POWER SUPPLY, 12P0-3P3
14	3P3 BUCK-BOOST
15	INTEGRATED 1P0-SVR & 1P8 LVR
16	NC-SI - I350
17	NC-SI TEST (PHY)
18	NC-SI TEST (RJ45 & CLK)

I350 Reference Design



THE I350 HAS 4 BASE-T INTERFACES AND 4 SERDES INTERFACES CONNECTED TO 4 PCIE FUNCTIONS. EACH PCIE FUNCTION CAN BE SWITCHED TO EITHER THE BASE-T INTERFACE OR THE SERDES INTERFACE. THE SWITCH IS CONFIGURED WITH A STATIC EEPROM SETTING OR DYNAMICALLY THROUGH A REGISTER SETTING.

PCIE - SMB - JTAG



THE MDI INTERFACE ON THE I350 IS INTERNALLY TERMINATED.
EXTERNAL MDI TERMINATION IS NOT REQUIRED

THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE I350.
THE MDI INTERFACE IS INTERNALLY BIASED


MDI 10BASE-T/100BASE-TX/1000BASE-T

D

C

B

A



LED0->LINK UP IS LOW, LINK DOWN IS HIGH.
CONNECT LED0 TO CATHODE OF GREEN LINK/ACTIVITY LED

LED1->NORMALLY HIGH, BLINKS LOW FOR FILTERED ACTIVITY.
CONNECT LED1 TO ANODE OF LINK/ACTIVITY LED

LED2->IF LINKED AT 100BASE-TX THEN LOW
CONNECT LED2 TO CATHODE OF GREEN SPEED LED AND THE ANODE OF THE ORANGE SPEED LED.

LED3->IF LINKED AT 1000BASE-T THEN LOW
CONNECT LED3 TO CATHODE OF ORANGE SPEED LED AND THE ANODE OF THE GREEN SPEED LED.


THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE I350.
THE MDI INTERFACE IS INTERNALLY BIASED

PORTS 2 AND 3 CAN BE LEFT UNCONNECTED ON
THE DUAL PORT SKU: I350DB

MDI 10BASE-T/100BASE-TX/1000BASE-T

THE SYSTEM SIDE CENTER TAP IS NOT
CONNECTED TO A VOLTAGE ON THE I350.
THE MDI INTERFACE IS INTERNALLY BIASED

THE MDI INTERFACE ON THE 82580 IS INTERNALLY TERMINATED.
EXTERNAL MDI TERMINATION IS NOT REQUIRED




LED0->LINK UP IS LOW, LINK DOWN IS HIGH.
CONNECT LED0 TO CATHODE OF GREEN LINK/ACTIVITY LED


LED1->NORMALLY HIGH, BLINKS LOW FOR FILTERED ACTIVITY.
CONNECT LED1 TO ANODE OF LINK/ACTIVITY LED

LED2->IF LINKED AT 100BASE-TX THEN LOW
CONNECT LED2 TO CATHODE OF GREEN SPEED LED AND THE ANODE OF THE ORANGE SPEED LED.





LED3->IF LINKED AT 1000BASE-T THEN LOW
CONNECT LED3 TO CATHODE OF ORANGE SPEED LED AND THE ANODE OF THE GREEN SPEED LED.




HEATSINK



SFP MODULES MAY NEED TO BE SHUT DOWN WHILE IN LOW POWER STATES
 THESE FETS ALLOW SOFTWARE TO CONTROL THE SFP MODULE POWER.





SFP

SFP_R_0_P	R97	0	SER_0_P	P16	SER0_P	SET0_P	R16	SET_0_P	R98	0	SFP_T_0_P
SFP_R_0_N	R96	0	SER_0_N	P15	SER0_N	SET0_N	R15	SET_0_N	R99	0	SFP_T_0_N
SFP_R_1_P	R93	0	SER_1_P	M16	SER1_P	SET1_P	N16	SET_1_P	R94	0	SFP_T_1_P
SFP_R_1_N	R92	0	SER_1_N	M15	SER1_N	SET1_N	N15	SET_1_N	R95	0	SFP_T_1_N
SFP_R_2_P	R89	0	SER_2_P	K16	SER2_P	SET2_P	L16	SET_2_P	R90	0	SFP_T_2_P
SFP_R_2_N	R88	0	SER_2_N	K15	SER2_N	SET2_N	L15	SET_2_N	R91	0	SFP_T_2_N
SFP_R_3_P	R85	0	SER_3_P	H16	SER3_P	SET3_P	J16	SET_3_P	R86	0	SFP_T_3_P
SFP_R_3_N	R84	0	SER_3_N	H15	SER3_N	SET3_N	J15	SET_3_N	R87	0	SFP_T_3_N
SFP_SCL_0	M13	SFP0_I2C_CLK	SDP0_0	K1	SDP_0_0	R44	0	SFP_MOD_ABS_0			
SFP_SDA_0	J13	SFP0_I2C_DATA	SDP0_1	K2	SDP_0_1	R30	0	SFP_TX_DISABLE_0			
SFP_SCL_1	M14	SFP1_I2C_CLK	SDP0_2	K3	SDP_0_2	R17	0	SFP_TX_FAULT_0			
SFP_SDA_1	N14	SFP1_I2C_DATA	SDP0_3	K4	SDP_0_3	R224	0	SFP_0_POWER			
SFP_SCL_2	J14	SFP2_I2C_CLK	SDP1_0	L1	SDP_1_0	R67	0	SFP_MOD_ABS_1			
SFP_SDA_2	H13	SFP2_I2C_DATA	SDP1_1	L2	SDP_1_1	R42	0	SFP_TX_DISABLE_1			
SFP_SCL_3	H14	SFP3_I2C_CLK	SDP1_2	L3	SDP_1_2	R27	0	SFP_TX_FAULT_1			
SFP_SDA_3	G16	SFP3_I2C_DATA	SDP1_3	L4	SDP_1_3	R236	0	SFP_1_POWER			
SFP_RX_LOS_0	N13	SRDS_0_SIG_DET	SDP2_0	M1	SDP_2_0	R25	0	SFP_MOD_ABS_2			
SFP_RX_LOS_1	P14	SRDS_1_SIG_DET	SDP2_1	M2	SDP_2_1	R34	0	SFP_TX_DISABLE_2			
SFP_RX_LOS_2	T15	SRDS_2_SIG_DET	SDP2_2	M3	SDP_2_2	R59	0	SFP_TX_FAULT_2			
SFP_RX_LOS_3	T16	SRDS_3_SIG_DET	SDP2_3	M4	SDP_2_3	R226	0	SFP_2_POWER			
			SDP3_0	N1	SDP_3_0	R48	0	SFP_MOD_ABS_3			
			SDP3_1	N2	SDP_3_1	R33	0	SFP_TX_DISABLE_3			
			SDP3_2	N3	SDP_3_2	R15	0	SFP_TX_FAULT_3			
			SDP3_3	N4	SDP_3_3	R225	0	SFP_3_POWER			


NOTE: SERDES RESISTORS SHOULD BE AC CAPS ON RX FOR BX & KX DESIGNS BACKPLANE DESIGNS REQUIRE AC COUPLING

THESE SDP CONNECTIONS ARE USED IN STANDARD INTEL SOFTWARE OTHER CONNECTIONS REQUIRE CUSTOMIZED SOFTWARE NOTE: SDPX_1 REMAINS AN INPUT IN D3

THE POLARITY OF SIG_DET CAN BE CONTROLLED BY THE ILOS BIT IN THE EEPROM.


PORTS 2 AND 3 CAN BE LEFT UNCONNECTED ON THE DUAL PORT SKU: I350DB

POWER SUPPLIES




POWER SUPPLY TREE

POWER SUPPLIES SHOWN ARE SUGGESTED EXAMPLES.
THEY SHOULD BE OPTIMIZED FOR EACH DESIGN
BY POWER INTEGRITY ENGINEER.




POWER MUX (AUX / MAIN SWITCH)



TPS40055 SWITCHING REGULATOR


POWER SUPPLY (12P0-3P3)



LTC3533 BUCK/BOOST REGULATOR FOR 3.3V

(REQUIRED FOR 4-PORT SFP OPERATION)

VOUT_MAX = 3.41V
VOUT_MIN = 3.18V



VOLTAGE BOOST REQUIRED TO COMPENSATE FOR
VOLTAGE DROP FROM DIODE OR CIRCUIT.
MANY DESIGNS MAY NOT REQUIRE A BOOST CIRCUIT.

I_{3533-MAX} = 1.5A


INTEGRATED 1.0V SVR & 1.8V LVR

CAD NOTE:

KEEP VR PARTS CLOSE TO BGA
USE PLANE SHAPE CONNECTIONS
OR SHORT THICK TRACES


TOTAL BULK CAPACITANCE OF INPUT (V3.3_LAN).
SHOULD BE GREATER THAN LOAD (V1P8 & V1P0).

C209-211 LARGE BULK CAPS NOT REQUIRED.
CAN BE USED AS NEEDED IF EXCESS RIPPLE
IS OBSERVED AND IS PLATFORM DEPENDANT.




I350-NCSI

IF NCSI INTERFACE IS CLOCKED
FROM INSIDE THE I350 THE NCSI_CLK_IN
SHOULD BE CONNECTED TO NCSI_CLK_OUT



NC-SI TEST INTERFACE

TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN
CONNECT NS-SI INTERFACE TO A MANAGEMENT CONTROLLER



NC-SI TEST INTERFACE

TEST INTERFACE IS NOT REQUIRED IN A NORMAL DESIGN
CONNECT NS-SI INTERFACE TO A MANAGEMENT CONTROLLER

