



11th Generation Intel[®] Core[™] Processor Family

Specification Update

***Supporting 11th Generation Intel[®] Core[™] Processor Families,
Intel[®] Pentium[®] Processors, Intel[®] Celeron[®] Processors for
UP3, UP3 IOT, UP4, H35, and H81 Platforms, formerly known
as Tiger Lake***

Revision 010

June 2021



You may not use or facilitate the use of this document in connection with any infringement or other legal analysis concerning Intel products described herein. You agree to grant Intel a non-exclusive, royalty-free license to any patent claim thereafter drafted which includes subject matter disclosed herein.

No license (express or implied, by estoppel or otherwise) to any intellectual property rights is granted by this document.

All information provided here is subject to change without notice. Contact your Intel representative to obtain the latest Intel product specifications and roadmaps.

All product plans and roadmaps are subject to change without notice.

The products described may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request.

Intel technologies' features and benefits depend on system configuration and may require enabled hardware, software or service activation. Performance varies depending on system configuration. No computer system can be absolutely secure. Check with your system manufacturer or retailer or learn more at [intel.com](https://www.intel.com).

Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries.

*Other names and brands may be claimed as the property of others.

© 2020-2021 Intel Corporation. All rights reserved.

Contents

Contents	3
Revision History	4
Preface	5
Identification Information	7
Summary Tables of Changes	11
Errata Details	15
Specification Changes	25

Figures

Figure 1. Tiger Lake Processor Based on UP3/H35-Processor Line Multi-Chip Package BGA Top-Side Markings	8
Figure 2. Tiger Lake Processor Based on UP4 Processor Line Multi-Chip Package BGA Top-Side Markings	9
Figure 3. Tiger Lake Processor Based on H81 Processor Line Multi-Chip Package BGA Top-Side Markings	10

Tables

Table 1. Processor Lines Component Identification	7
---------------------------------------------------------	---



Revision History

Revision Number	Description	Revision Date
001	<ul style="list-style-type: none">• Initial Revision	September 2020
002	<ul style="list-style-type: none">• Added Errata: TGL016, TGL017	September 2020
003	<ul style="list-style-type: none">• Added IOT UP3 Processor Line• Added Errata: TGL018, TGL019, TGL020	October 2020
004	<ul style="list-style-type: none">• Added Errata: TGL021, TGL022, TGL023, TGL024, TGL025• Updated Erratum: TGL014• Added UP3 IOT and UP4 support	November 2020
005	<ul style="list-style-type: none">• Added Errata: TGL026, TGL027, TGL028, TGL029• Removed Erratum: TGL026• Updated Erratum: TGL003	January 2021
006	<ul style="list-style-type: none">• Added Errata: TGL030, TGL031• Added H35 Processor Line	February 2021
007	<ul style="list-style-type: none">• Added Errata: TGL032, TGL033	March 2021
008	<ul style="list-style-type: none">• Added Errata: TGL034, TGL035	April 2021
009	<ul style="list-style-type: none">• Added Errata: TGL036, TGL037• Removed Erratum: TGL018	May 2021
010	<ul style="list-style-type: none">• Added Erratum: TGL038• Added H81 Processor Line	June 2021

§§

Preface

This document is an update to the specifications contained in the documents listed in the following Affected Documents/Related Documents table. It is a compilation of device and document errata, specification clarifications and changes. The document is intended for hardware system manufacturers and for software developers of applications, operating system, and tools.

Information types defined in the Nomenclature section of this document are consolidated into this updated document and are no longer published in other documents. This document may also contain information that has not been previously published.

Affected Documents

Document Title	Document Number
11th Generation Intel® Core™ Processor Datasheet, Volume 1 of 2	631121
11th Generation Intel® Core™ Processor Datasheet, Volume 2a of 2	631122

Related Documents

Document Title	Document Number/Location
AP-485, Intel® Processor Identification and the CPUID Instruction	http://www.intel.com/design/processor/applnots/241618.htm
Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 1: Basic Architecture Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2A: Instruction Set Reference Manual A-M Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 2B: Instruction Set Reference Manual N-Z Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide Intel® 64 and IA-32 Architectures Software Developer's Manual, Volume 3B: System Programming Guide Intel® 64 and IA-32 Intel® Architecture Optimization Reference Manual	http://www.intel.com/products/processor/manuals/index.htm
Intel® 64 and IA-32 Architectures Software Developer's Manual Documentation Changes	http://www.intel.com/content/www/us/en/processors/architectures-software-developer-manuals.html
Intel® Virtualization Technology Specification for Directed I/O Architecture Specification	D51397-001
ACPI Specifications	www.acpi.info

Nomenclature

Errata – These are design defects or errors. Errata may cause the processor’s behavior to deviate from published specifications. Hardware and software designed to be used with any given stepping must assume that all errata documented for that stepping are present on all devices.

Specification Changes – These are modifications to the current published specifications. These changes will be incorporated in the next release of the specifications.

Specification Clarifications – This describes a specification in greater detail or further highlight a specification’s impact to a complex design situation. These clarifications will be incorporated in the next release of the specifications.

Documentation Changes – This includes typos, errors, or omissions from the current published specifications. These changes will be incorporated in the next release of the specifications.

Note: Errata remain in the specification update throughout the product’s lifecycle, or until a stepping is no longer commercially available. Under these circumstances, errata removed from the specification update are archived and available upon request. Specification changes, specification clarifications, and documentation changes are removed from the specification update, when the appropriate changes are made to the appropriate product specification or user documentation (datasheets, manuals, etc.).



Identification Information

Component Identification via Programming Interface

The processor stepping is identified by the following register contents:

Table 1. Processor Lines Component Identification

Processor	CPUID	Reserved [31:28]	Extended Family [27:20]	Extended Model [19:16]	Reserved [15:14]	Processor Type [13:12]	Family Code [11:8]	Model Number [7:4]	Stepping ID [3:0]
UP3/UP4/H35	000806C1h	Reserved	0000000b	1000b	Reserved	00b	0110b	1100b	0001b
H81	000806D1h	Reserved	0000000b	1000b	Reserved	00b	0110b	1101b	0001b

NOTES:

1. The Extended Family, Bits [27:20] are used in conjunction with the Family Code, specified in Bits[11:8], to indicate whether the processor belongs to the Celeron®, Pentium®, or Intel® Core™ processor family.
2. The Extended Model, Bits [19:16] in conjunction with the Model Number, specified in Bits [7:4], are used to identify the model of the processor within the processor’s family.
3. The Family Code corresponds to Bits [11:8] of the EDX register after RESET, Bits [11:8] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the generation field of the Device ID register accessible through Boundary Scan.
4. The Model Number corresponds to Bits [7:4] of the EDX register after RESET, Bits [7:4] of the EAX register after the CPUID instruction is executed with a 1 in the EAX register, and the model field of the Device ID register accessible through Boundary Scan.
5. The Stepping ID in Bits [3:0] indicates the revision number of that model. Refer table above for the processor stepping ID number in the CPUID information.
6. When EAX is initialized to a value of '1', the CPUID instruction returns the Extended Family, Extended Model, Processor Type, Family Code, Model Number and Stepping ID value in the EAX register. The EDX processor signature value after reset is equivalent to the processor signature output value in the EAX register.

Cache and TLB descriptor parameters are provided in the EAX, EBX, ECX and EDX registers after the CPUID instruction is executed with a 2 in the EAX register.

Component Marking Information

Figure 1. Tiger Lake Processor Based on UP3/H35-Processor Line Multi-Chip Package BGA Top-Side Markings



Pin Count: 1449


Package Size: 55.5 mm x 25 mm

Production (SSPEC):

- FPO: FPOxxxxx
- {eX}
- SWIR1: Intel® logo

Note: "1" is used to extract the unit visual ID (2D ID).

Figure 2. Tiger Lake Processor Based on UP4 Processor Line Multi-Chip Package BGA Top-Side Markings



Pin Count: 1598


Package Size: 26.5 mm x 18.5 mm

Production (SSPEC):

Intel logo
BRAND
PROC#
SPEC SPEED
{FPO} {eX}

Note: "1" is used to extract the unit visual ID (2D ID).

Figure 3. Tiger Lake Processor Based on H81 Processor Line Multi-Chip Package BGA Top-Side Markings



Pin Count: 1787

Package Size (mm): Width x Height: 50 x 26.5

Production (SSPEC):

Intel logo
 BRAND
 PROC#
 SPEC SPEED
 {FPO} {eX}

Note: "1" is used to extract the unit visual ID (2D ID).

Note: Processor list can be found at:
<https://ark.intel.com/content/www/us/en/ark/products/codename/88759/products-formerly-tiger-lake.html>



Summary Tables of Changes

The following tables indicate the Specification Changes, Errata, Specification Clarifications or Documentation Changes, which apply to the listed processor stepping. Intel intends to fix some of the errata in a future stepping of the component, and to account for the other outstanding issues through documentation or Specification Changes as noted. These tables use the following notations:

Codes Used in Summary Table

Stepping	Description
(No mark) or (Blank Box)	This erratum is fixed in listed stepping or specification change does not apply to listed stepping.

Status	Description
Doc	Document change or update that is implemented.
Planned Fix	This erratum may be fixed in a future stepping of the product.
Fixed	This erratum has been previously fixed in Intel® hardware, firmware, or software.
No Fix	There are no plans to fix this erratum.

Errata Summary Table

Erratum ID Internal Reference#	Processor Line/Stepping					Title
	UP3	IOT UP3	UP4	H35	H81	
<u>TGL001</u> 1305381149	No Fix	No Fix	No Fix	No Fix	No Fix	X87 FDP Value May be Saved Incorrectly In Real-Address Mode or Virtual-8086 Mode
<u>TGL002</u> 1305442332	No Fix	No Fix	No Fix	No Fix	No Fix	Debug Exceptions May Be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed By a Write to SP
<u>TGL003</u> 1306350250	No Fix	No Fix	No Fix	No Fix	No Fix	CPUID L2 Cache Information May Be Inaccurate
<u>TGL004</u> 1306362697	No Fix	No Fix	No Fix	No Fix	No Fix	Placing Posted-Interrupt Descriptors Within The PRMRR May Result In a Processor Hang
<u>TGL005</u> 1306363093	No Fix	No Fix	No Fix	No Fix	No Fix	Intel® PT CBR Packet May be Delayed or Dropped

Erratum ID Internal Reference#	Processor Line/Stepping					Title
	UP3	IOT UP3	UP4	H35	H81	
<u>TGL006</u> 1306363106	No Fix	No Fix	No Fix	No Fix	No Fix	Intel® PT TIP or FUP Packets May be Dropped Without OVF Packet
<u>TGL007</u> 1307443609	No Fix	No Fix	No Fix	No Fix	No Fix	Overflow Flag in IA32_MC0_STATUS MSR May be Incorrectly Set
<u>TGL008</u> 1307515499	No Fix	No Fix	No Fix	No Fix	No Fix	An Exception During a 32-bit Mode Task Switch With CET Enabled May Lead to an Incorrect TSS Busy Flag Value
<u>TGL009</u> 1307651975	No Fix	No Fix	No Fix	No Fix	No Fix	Exit Qualification For EPT Violations Incorrectly Indicate On Instruction Fetches That The Guest-Physical Address Was Writeable
<u>TGL010</u> 1307867231	No Fix	No Fix	No Fix	No Fix	No Fix	Processor May Generate Spurious Page Faults On Shadow Stack Pages
<u>TGL011</u> 1307886039	No Fix	No Fix	No Fix	No Fix	No Fix	HDMI 1.4 Inter-Pair Skew Test May Fail
<u>TGL012</u> 1407860409	No Fix	No Fix	No Fix	No Fix	No Fix	Intel® PT ToPA Tables Read From Non-Cacheable Memory During an Intel® TSX Transaction May Lead to Processor Hang
<u>TGL013</u> 1407860409	No Fix	No Fix	No Fix	No Fix	No Fix	Performing an XACQUIRE to an Intel® PT ToPA Table May Lead to Processor Hang
<u>TGL014</u> 2207772833	No Fix	No Fix	No Fix	No Fix	No Fix	PECI Frequency Limited to 3.2Kbps-1Mbps
<u>TGL015</u> 22011216631	No Fix	No Fix	No Fix	No Fix	No Fix	PCIe Gen4 JTOL – Jitter Tolerance Compliance Test May Fail
<u>TGL016</u> 22011281098	Fixed	Fixed	N/A	N/A	N/A	System May Fail To Exit Warm Reset or S3
<u>TGL017</u> 22011281199	No Fix	No Fix	No Fix	No Fix	No Fix	Unable to Transmit Modified Compliance Test Pattern At 2.5 GT/S or 5.0 GT/s Link Speeds
TGL018	N/A	N/A	N/A	N/A	N/A	N/A. Erratum has been removed.
<u>TGL019</u> 14012316431	Fixed	Fixed	N/A	N/A	N/A	System May Hang During Package-C10 Exit
<u>TGL020</u> 22011406567	Fixed	Fixed	N/A	N/A	N/A	Processor May Hang When PROCHOT# is Active
<u>TGL021</u> 1308003988	No Fix	No Fix	No Fix	No Fix	No Fix	Processor May Hang if Warm Reset Triggers During BIOS Initialization
<u>TGL022</u> 14012643880	Fixed	Fixed	Fixed	Fixed	N/A	PCIe Link_Down May Occur After Exiting From Package C10 Cycle
<u>TGL023</u> 14012644276	No Fix	No Fix	N/A	N/A	N/A	Reported Package Power May Not be Accurate



Erratum ID Internal Reference#	Processor Line/Stepping					Title
	UP3	IOT UP3	UP4	H35	H81	
<u>TGL024</u> 1308044783	No Fix	No Fix	No Fix	No Fix	No Fix	USB TD.6.5 Polling.LFPS Duration Test Fail on Direct Port
<u>TGL025</u> 1308057784	Fixed	Fixed	Fixed	N/A	N/A	Cache Configuration May be Incorrectly Initialized During Boot
TGL026	N/A	N/A	N/A	N/A	N/A	N/A. Erratum has been removed.
<u>TGL027</u> 22011598834	No Fix	No Fix	No Fix	N/A	N/A	Processor PCIe Reference Clock May be Unavailable if CLKREQ# is Asserted During L1.2 Entry
<u>TGL028</u> 14014140275	Fixed	Fixed	Fixed	N/A	N/A	Processor PCIe May Hang Following PKG-C10
<u>TGL029</u> 14014140289	N/A	N/A	N/A	N/A	No Fix	PCIe Width Change Transition May Fail
<u>TGL030</u> 14013292575	Fixed	Fixed	N/A	Fixed	Fixed	DDR4 1Rx16 DIMMs Cannot Achieve Optimal Memory Configuration
<u>TGL031</u> 14013292605	Fixed	Fixed	Fixed	Fixed	N/A	Incorrect Core Operating Voltage May Lead To Unpredictable System Behavior
<u>TGL032</u> 14013641341	Fixed	Fixed	Fixed	Fixed	N/A	Processor May Hang on PKG C9 or Deeper Exit
<u>TGL033</u> 14013641142	Fixed	Fixed	Fixed	Fixed	N/A	Processor May Hang on Pkg C10 Exit
<u>TGL034</u> 1308218119	No Fix	No Fix	No Fix	No Fix	No Fix	A SYSENTR Following an XSAVE or a VZEROALL May Lead to Unexpected System Behavior
<u>TGL035</u> 22012469770	Fixed	Fixed	Fixed	Fixed	N/A	Processor May Fail to Resume From Package C10
<u>TGL036</u> 1308557646	Fixed	Fixed	N/A	N/A	N/A	PkgC7 or Deeper Exits May Lead to Display Flicker
<u>TGL037</u> 2204062347	No Fix	No Fix	No Fix	No Fix	No Fix	VCVTPS2PH To Memory May Update MXCSR in The Case of a Fault on The Store
<u>TGL038</u> 22013033801	Fixed	Fixed	Fixed	N/A	N/A	Memory Contents May Not be Accessible After a Warm Reset

Specification Changes

No.	Specification Changes
001	HDCP 2.2 not supported in certain modes for DP1.4a interface.

Specification Clarifications

No.	Specification Clarifications
	None for this revision of this specification update.

Documentation Changes

No.	Documentation Changes
	None for this revision of this specification update.

§ §

Errata Details

TGL001	X87 FDP Value May be Saved Incorrectly In Real-Address Mode or Virtual-8086 Mode
Problem	Execution of the FSAVE, FNSAVE, FSTENV, or FNSTENV instructions in real-address mode or virtual-8086 mode may save an incorrect value for the x87 FDP (FPU data pointer). This erratum does not apply if the last non-control x87 instruction had an unmasked exception.
Implication	Software operating in real-address mode or virtual-8086 mode that depends on the FDP value for non-control x87 instructions without unmasked exceptions may not operate properly. Intel has not observed this erratum in any commercially available software.
Workaround	None identified. Software should use the FDP value saved by the listed instructions only when the most recent non-control x87 instruction incurred an unmasked exception.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL002	Debug Exceptions May be Lost or Misreported When MOV SS or POP SS Instruction is Not Followed by a Write to SP
Problem	If a MOV SS or POP SS instruction generated a debug exception, and is not followed by an explicit write to the stack pointer (SP), the processor may fail to deliver the debug exception or, if it does, the DR6 register contents may not correctly reflect the causes of the debug exception.
Implication	Debugging software may fail to operate properly if a debug exception is lost or does not report complete information. Intel has not observed this erratum with any commercially available software.
Workaround	Software should explicitly write to the stack pointer immediately after executing MOV SS or POP SS.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL003	CPUID L2 Cache Information May be Inaccurate
Problem	CPUID extended function 80000006H (EAX=80000006H) inaccurately reports information about the L2 cache in ECX. The function reports that the L2 cache size is 256K divided into 8 ways, while the actual L2 size and structure should be inferred from reading CPUID leaf 04H sub-leaf 02H.
Implication	Software that uses CPUID extended leaf 80000006H L2 cache information may operate incorrectly. Intel has not observed this erratum to impact the operation of any commercially available software.
Workaround	None identified. Software should ignore the L2 cache size information reported by CPUID extended leaf 80000006H for the affected processors.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL004	Placing Posted-Interrupt Descriptors Within the PRMRR May Result in a Processor Hang
Problem	Posted-interrupt processing is a virtualization feature for interrupts which requires configuring addresses in the posted-interrupt descriptor fields in the Virtual Machine Control Structure (VMCS). Configuring posted-interrupt descriptors addresses that are within the PRMRR (Processor Reserved Memory Range Register, defined by MSR 1F4H and MSR 1F5H) may result in a logical processor hang.
Implication	This erratum may result in a processor hang. Intel has not observed this erratum with any commercially available software.
Workaround	Virtual Machine Monitor (VMM) software should not use addresses within the PRMRR for posted-interrupt descriptors.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL005	Intel® PT CBR Packet May be Delayed or Dropped
Problem	Due to a complex set of microarchitectural conditions, the Intel® Processor Trace (Intel® PT) CBR (Core:Bus Ratio) packet generated on a frequency change may be dropped, without an OVF (Overflow) packet, or may be inserted into the trace late, after other packets (including possibly another CBR) that were generated after the frequency change completed.
Implication	An Intel® PT decoder may report an incorrect core; bus ratio to a portion of the trace, which may result in an incorrect wall clock time calculation.
Workaround	None identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL006	Intel® PT TIP or FUP Packets May be Dropped Without OVF Packet
Problem	The Intel® Processor Trace (Intel®PT) OVF (Overflow) packet may not be generated when only TIPs (Target IP Packets) and/or FUPs (Flow Update Packets) are lost due to internal buffer overflow.
Implication	A decoder error will result from the missing FUP and/or TIP packets.
Workaround	None identified. An Intel® PT decoder will be able to resume proper decode from the next FUP, TIP, or PSB (Packet Stream Boundary) packet. The incidence of error may be mitigated by setting IA32_RTIT_CTL.CYCEn[bit 1] (MSR 0570H) to 1, as an internal buffer overflow that loses a CYC packet will generate an OVF.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL007	Overflow Flag in IA32_MC0_STATUS MSR May be Incorrectly Set
Problem	Under complex microarchitectural conditions, a single internal parity error seen in IA32_MC0_STATUS MSR (401h) with MCACOD (bits 15:0) value of 5h and MSCOD (bits 31:16) value of 7h, may set the overflow flag (bit 62) in the same MSR.
Implication	Due to this erratum, the IA32_MC0_STATUS overflow flag may be set after a single parity error. Intel has not observed this erratum with any commercially available software.
Workaround	None identified.

Status	For the steppings affected, refer to the Summary Table of Changes .
---------------	-------------------------------------------------------------------------------------

TGL008	An Exception During a 32-bit Mode Task Switch with CET Enabled may Lead to an Incorrect TSS Busy Flag Value
Problem	Under complex microarchitectural conditions, in 32Bit mode, the processor may reset the busy (B) flag in the Task State Segment (TSS) descriptor when handling a general protection exception (#GP), a control protection exception (#CP), or a page fault exception (#PF) that happens during a task switch when Control-flow Enforcement Technology (CET) is enabled, indicated by CR4. CET (bit 23).
Implication	Due to this erratum, the TSS descriptor busy flag might be incorrectly written as "not busy" in the TSS descriptor. Intel has not observed this erratum with any commercially available software.
Workaround	Software should restore the busy flag in the TSS descriptor when handling #GP, #CP, or #PF exceptions, when CET is enabled.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL009	Exit Qualification for EPT Violations Incorrectly Indicate On Instruction Fetches that the Guest-Physical Address Was Writeable
Problem	On EPT violations, bit 4 of the Exit Qualification indicates whether the guest-physical address was writeable. When EPT is configured as supervisory shadow-stack (both bit 60 in EPT paging-structure leaf entry and bit 0 in EPT paging-structure entries are set), non-executable (bit 2 in EPT paging-structure entries is cleared), and non-writeable (bit 1 in EPT paging-structure entries is cleared) a VMExit due to a guest instruction fetch to a supervisory page will incorrectly set bit 4 of the Exit Qualification. Bits 3, 5, and 6 of the Exit Qualification is not impacted by this erratum.
Implication	Due to this erratum, bit 4 of the Exit Qualification may be incorrectly set. Intel has not observed this erratum on any commercially available software.
Workaround	EPT handlers processing an EPT violation due to an instruction fetch access on a present page should ignore the value of bit 4 of the Exit Qualification.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL010	Processor May Generate Spurious Page Faults on Shadow Stack Pages
Problem	When operating in a virtualized environment, if shadow stack pages are mapped over an APIC page, the processor will generate spurious page faults on that shadow stack page whenever its linear to physical address translation is cached in the Translation Look-aside Buffer.
Implication	When this erratum occurs, the processor will generate a spurious page fault. Intel is not aware of any software that maps shadow stack pages over an APIC page.
Workaround	Software should avoid mapping shadow stack pages over the APIC page.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL011	HDMI 1.4 Inter-Pair Skew Test May Fail
Problem	Type-C Port (TCP) PHY may fail the HDMI 1.4 ID7-6 Inter-pair Skew Test for specific thermal corner cases.
Implication	Due to this erratum, the HDMI 1.4 Inter-pair Skew Test may fail. Intel has only observed this erratum in a synthetic test environment.
Workaround	None Identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL012	Intel® PT ToPA Tables Read From Non-Cacheable Memory During an Intel® TSX Transaction May Lead to Processor Hang
Problem	If an Intel® Processor Trace (Intel® PT) ToPA (Table of Physical Addresses) table is placed in UC (Uncacheable) or USWC (Uncacheable Speculative Write Combining) memory, and a ToPA output region is filled during an Intel® TSX (Intel® Transaction Synchronization Extensions) transaction, the resulting ToPA table read may cause a processor hang.
Implication	Placing Intel® PT ToPA tables in non-cacheable memory when Intel® TSX is in use may lead to a processor hang.
Workaround	None identified. Intel® PT ToPA tables should be located in WB memory if Intel® TSX is in use.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL013	Performing an XACQUIRE to an Intel® PT ToPA Table May Lead to Processor Hang
Problem	If an XACQUIRE lock is performed to the address of an Intel® Processor Trace (Intel® PT) Table of Physical Addresses (ToPA) table, and that table is later read by the CPU during the HLE (Hardware Lock Elision) transaction, the processor may hang.
Implication	Accessing ToPA tables with XACQUIRE may result in a processor hang.
Workaround	None identified. Software should not access ToPA tables using XACQUIRE. An OS or hypervisor may wish to ensure all application or guest writes to ToPA tables to take page faults or EPT violations.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL014	PECI Frequency Limited to 3.2Kbps-1Mbps
Problem	The PECI (Platform Environmental Control Interface) 3.1 specification's operating frequency range is 2 Kbps to 2 Mbps. Due to this erratum, PECI may be unreliable when operated out of 3.2Kbps-1Mbps range.
Implication	Platforms attempting to run PECI out of 3.2Kbps-1Mbps range may not behave as expected.
Workaround	None identified. Platforms should limit PECI operating frequency to 3.2Kbps-1Mbps range.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL015	PCIe Gen4 JTOL – Jitter Tolerance Compliance Test May Fail
Problem	The processor may not meet the PCI Express M. 2 Specification Revision 4. 0, Version 0. 9 receiver Jitter Tolerance (JTol) Minimum Receiver Path Sensitivity requirements when operating at 16.0 GT/s under high temperature conditions.
Implication	Due to this erratum, the processor may exceed receiver jitter tolerance limits when tested at high temperature conditions. Intel has not observed any impact to functional behavior or nominal PCIe compliance testing.
Workaround	None identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL016	System May Fail To Exit Warm Reset or S3
Problem	The processor may fail to access system memory if memory frequency changes between entry and exit of warm reset or S3.
Implication	When this erratum occurs the system may hang.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL017	Unable to Transmit Modified Compliance Test Pattern at 2.5 GT/S or 5.0 GT/s Link Speeds
Problem	The processor's PCIe port (Bus 0, Device 6, Function 0) does not transmit the Modified Compliance Test Pattern when in either 2. 5 GT/S or 5. 0 GT/s link speeds.
Implication	Due to this erratum, PCIe compliance testing may fail at 2. 5 GT/S or 5. 0 GT/s link speeds when enabling Modified Compliance Test Pattern.
Workaround	None Identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL018	N/A. Erratum has been removed.
---------------	---------------------------------------

TGL019	System May Hang During Package-C10 Exit
Problem	When exiting Package C10 the system may draw excessive current.
Implication	Due to this erratum, the system may hang.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL020	Processor May Hang When PROCHOT# is Active
Problem	When PROCHOT# is activated during BIOS initialization, the processor may hang with a machine check error reported in IA32_MCi_STATUS, with MCACOD (bits [15:0]) value of 0402H, and MSCOD (bits [31:16]) value of 0409H.
Implication	Due to this erratum, the processor may hang.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL021	Processor May Hang if Warm Reset Triggers During BIOS Initialization
Problem	Under complex microarchitectural conditions, when the processor receives a warm reset during BIOS initialization, the processor may hang with a machine check error reported in IA32_MCi_STATUS, with MCACOD (bits [15:0]) value of 0400H, and MSCOD (bits [31:16]) value of 0080H.
Implication	Due to this erratum, the processor may hang. Intel has only observed this erratum in a synthetic test environment.
Workaround	None identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL022	PCIe Link_Down May Occur After Exiting From Package C10 Cycle
Problem	After a Package C10 Exit event, the processor's PCIe link may fail to retrain.
Implication	When this erratum occurs, the PCIe link enters the Link Down state, which may lead to a system failure.
Workaround	It is possible for BIOS to include a workaround for this errata.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL023	Reported Package Power May Not be Accurate
Problem	MSR_PKG_ENERGY_STATUS (611H) bits[31:0] may not accurately reflect package power.
Implication	Due to this erratum, a higher than expected variation in the reported package power may be observed.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL024	USB TD65 Polling LFPS Duration Test Fail on Direct Port
Problem	The USB3 TD6.5 Compliance Polling LFPS Duration Test fails, because of Electrical Low Frequency Periodic Signalling (LFPS) common mode adjustment.

Implication	Due to this erratum, this compliance test will fail. Intel has not observed a compliance test failure on ports with a platform-level retimer. Intel has not observed any functional failures due to this erratum.
Workaround	None identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL025	Cache Configuration May be Incorrectly Initialized During Boot
Problem	The processor may fail to properly initialize internal cache configuration registers during boot.
Implication	Due to this erratum, the system may intermittently hang or exhibit unpredictable system behavior.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL026	N/A. Erratum has been removed.
---------------	---------------------------------------

TGL027	Processor PCIe Reference Clock May be Unavailable if CLKREQ# is Asserted During L1.2.Entry
Problem	Processor PCIe Reference Clock may be unavailable for up to Tpoweron after CLKREQ# is asserted by an end point device while root port is in L1.2.Entry.
Implication	End point devices that rely upon PCIe Refclk within Tpoweron may lead to PCIe Link instabilities; including link speed reduction and/or link drop.
Workaround	A BIOS code change has been identified and may be implemented as a mitigation for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL028	Processor PCIe May Hang Following PKG-C10
Problem	The DEKEL PHY may fail to resume following PKG-C10.
Implication	Due to this erratum, the CPU PCIe Link may hang resulting in an inaccessible PCIe device or a system hang.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL029	PCIe Width Change Transition May Fail
Problem	When a PCIe endpoint attempts to increase the PCIe link width after a previous link speed change, the upper lanes of the PCIe link may fail to train.
Implication	Due to this erratum, a PCIe link width change may fail and continue to operate at the previously configured link width.

Workaround	Endpoint devices need to perform link width change to maximum supported link width before performing any link speed change.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL030	DDR4 1Rx16 DIMMs Cannot Achieve Optimal Memory Configuration
Problem	DDR4 1Rx16 DIMMs cannot achieve optimal memory configuration, which may result in display artifacts.
Implication	Due to this erratum, visible display artifacts such as flickering or glitches may occur.
Workaround	It is possible for a BIOS code change to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL031	Incorrect Core Operating Voltage May Lead To Unpredictable System Behavior
Problem	Under complex microarchitectural conditions, it is possible for the processor to select an incorrect core operating voltage, which may lead to unpredictable system behavior.
Implication	Due to this erratum, the system may exhibit unpredictable system behavior.
Workaround	It is possible for BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL032	Processor May Hang on PKG C9 or Deeper Exit
Problem	The processor may hang when exiting a Package (PKG) C9 or deeper state with a machine check exception (MCACOD=0402H, MSCOD=0471H).
Implication	Due to this erratum, the system may hang.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL033	Processor May Hang on Pkg C10 Exit
Problem	If the processor's Type C subsystem enters a TC7 state when the processor enters Package C10, the processor may hang upon Pkg C10 exit without reporting a machine check exception.
Implication	Due to this erratum, the system may hang.
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL034	A SYSENTER Following an XSAVE or a VZEROALL May Lead to Unexpected System Behavior
Problem	Under complex micro-architectural conditions, executing an SYSENTER instruction directly after an XSAVE or XRSTOR instruction may result in unexpected system behavior.

Implication	Due to this erratum, the processor may experience unexpected system behavior. Intel has only observed this erratum in a synthetic test environment.
Workaround	None identified. Software should avoid using an XSAVE or a VZEROALL Instructions within a ten instructions window after SYSENTER.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL035	Processor May Fail to Resume From Package C10
Problem	The processor may fail to resume from Package C10 and report an unexpected machine check exception.
Implication	Due to this erratum, the system may report a machine check exception (MSCOD 0403h, MCACOD 0402h, IP_READY_WAIT_TIMEOUT).
Workaround	It is possible for the BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL036	PkgC7 or Deeper Exits May Lead to Display Flicker
Problem	During Pkg C7 or deeper exit transitions, the processor may cause a display flicker.
Implication	Due to this erratum, a sporadic display flickering may be observed.
Workaround	It may be possible for BIOS to workaround this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL037	VCVTPS2PH To Memory May Update MXCSR in the Case of a Fault on Store
Problem	Execution of the VCVTPS2PH instruction with a memory destination may update the MXCSR exceptions flags (bits [5:0]) if the store to memory causes a fault (Example: #PF) or VM exit. The value written to the MXCSR exceptions flags is what would have been written if there were no fault.
Implication	Software may see exceptions flags set in MXCSR, although the instruction has not successfully completed due to a fault on the memory operation. Intel has not observed this erratum to affect any commercially available software.
Workaround	None identified.
Status	For the steppings affected, refer to the Summary Table of Changes .

TGL038	Memory Contents May Not be Accessible After a Warm Reset
Problem	For platforms that have Intel® Trusted Execution Technology (Intel® TXT) (MSR IA32_FEATURE_CONTROL (3Ah)[2:1] = `11b`) and Total Memory Encryption (TME) enabled (IA32_TME_ACTIVATE MSR (0982H), Bit 1 set to 1), software that performs a TXT launch (TXT.STS offset 000h bit 0 (SENTER.DONE.STS) = 1), intends to preserve memory across a warm reset, and performs a warm reset without first tearing down TXT ((TXT.STS offset 000h bit 1 (SEXIT.DONE.STS) = 1), may lead to the memory contents not being preserved.

Implication	Due to this erratum, software that relies on memory content but does not tear down TXT prior to a warm reset may not operate as expected. Intel has observed BIOS Update Utilities to be susceptible to this erratum.
Workaround	It may be possible for BIOS to contain a workaround for this erratum.
Status	For the steppings affected, refer to the Summary Table of Changes .

§ §

Specification Changes

ID	Affected Products/Steps	Specification Change Title	Issue	Previous Text Reference	New Text	Affected Document
001	UP3 B1	HDCP 2.2 not supported in certain modes for DP1.4a interface.	While using DP1.4a output ports in MST (Multi transport mode) and Forward Error Correction (FEC) and utilizing HDCP2.2 for protected content, bitstream corruption can occur.	The processor supports both HDCP 2.3 and 1.4 content protection over wired displays (HDMI* and DisplayPort*).	The processor supports both HDCP 2.3 and 1.4 content protection over wired displays (HDMI* and DisplayPort*). HDCP 1.4 will be supported for DisplayPort wired displays while operated in multistream transports and FEC is enabled.	631121

NOTE: There are no Specification Clarifications or Document Changes for this revision of the specification update.

