



Pin Information for the Stratix® II EP2S60 Device

Version 2.1

(Note 1)

Bank Number	VREF Group (Note 4)	Pin Name/Function	Optional Function(s)/ DQ group for DQS x4 Mode	Configuration Function	F1020	F672	F484	x8/x9 Mode		x16/x18 Mode		x32/x36 Mode	x5 Mode (Note 2)								x4 Mode (Note 3)													
								DQ group for DQS mode F1020	DQ group for DQS mode F672/F484	DQ group for DQS mode F1020	DQ group for DQS mode F672/F484		DQ group for DQS mode	DQ group for non-DQS mode (non-migratable) F1020	DQ group for non-DQS mode (non-migratable) F672	DQ group for non-DQS mode (non-migratable) F484	DQ group for non-DQS mode (migratable) F1020	DQ group for non-DQS mode (migratable) F672	DQ group for non-DQS mode (migratable) F484	DQ group for non-DQS mode (non-migratable) F1020	DQ group for non-DQS mode (non-migratable) F672	DQ group for non-DQS mode (non-migratable) F484	DQ group for non-DQS mode (migratable) F1020	DQ group for non-DQS mode (migratable) F672	DQ group for non-DQS mode (migratable) F484									
B1	VREFB1N2	IO	DIFFIO_RX4n		AH31								DQ11L2				DQ11L2				DQ14L2				DQ14L2									
B1	VREFB1N2	IO	DIFFIO_TX4p		AC25								DQS24L				DQS24L				DQS30L				DQ26L0									
B1	VREFB1N2	IO	DIFFIO_TX4n		AC24								DQ24L2				DQ24L2				DQ30L2				DQ26L1									
B1	VREFB1N2	VREFB1N2	VREFB1N2		AG28	AC23	Y20																											
B1	VREFB1N2	IO	DIFFIO_RX3p		AG30								DQ11L3				DQ11L3				DQ14L3				DQ14L3									
B1	VREFB1N2	IO	DIFFIO_RX3n		AG29								DM11L				DM11L				DQ15L0				DQ15L0									
B1	VREFB1N2	IO	DIFFIO_TX3p		AB24								DQ24L3				DQ24L3				DQ32L6				DQ32L6									
B1	VREFB1N2	IO	DIFFIO_TX3n		AB23								DM24L				DM24L				DQ31L0				DQ26L2									
B1	VREFB1N2	IO	DIFFIO_RX2p		AJ32												DQ25L0				DQ15L1				DQ15L1									
B1	VREFB1N2	IO	DIFFIO_RX2n		AJ31												DQ25L1				DQS15L				DQS15L									
B1	VREFB1N2	IO	DIFFIO_TX2p		AD25								DQ25L0				DQS25L				DQ31L1				DQ26L3									
B1	VREFB1N2	IO	DIFFIO_TX2n		AD24								DQ25L1				DQS25L2				DQS31L				DQ27L0									
B1	VREFB1N2	IO	DIFFIO_RX1p		AH30												DQ25L3				DQ15L2				DQ15L2									
B1	VREFB1N2	IO	DIFFIO_RX1n		AH29												DM25L				DQ15L3				DQ15L3									
B1	VREFB1N2	IO	DIFFIO_TX1p		AE26								DQS25L								DQ31L2				DQ27L1									
B1	VREFB1N2	IO	DIFFIO_TX1n		AE25								DQ25L2								DQ31L3				DQS27L									
B1	VREFB1N2	FPLL8CLKn	INPUT		AJ29																													
B1	VREFB1N2	FPLL8CLKp	INPUT		AJ30																													
B1	VREFB1N2	IO	DIFFIO_TX0p		AE28								DQ25L3												DQ27L2									
B1	VREFB1N2	IO	DIFFIO_TX0n		AE27								DM25L													DQ27L3								
		GNDPLL8			AG26																													
		GNDPLL8			AG27																													
		VCCAPLL8			AF26																													
		VCCDLL8			AF25																													
B8	VREFB8N0	TDI		TDI	AL31	AE25	AB21																											
B8	VREFB8N0	TMS		TMS	AE24	AD24	AA20																											
B8	VREFB8N0	TCK		TCK	AF24	AB22	AA19																											
B8	VREFB8N0	TRST		TRST	AK30	AB21	AB19																											
B8	VREFB8N0	nCONFIG		nCONFIG	AL30	AA20	W18																											
B8	VREFB8N0	VCCSEL		VCCSEL	AC23	Y19	V17																											
B8	VREFB8N0	IO			AE22	AC19							DQ0B0	DQ0B0						DQ0B0	DQ0B0													
B8	VREFB8N0	IO			AF22								DQ0B1								DQ0B1													
B8	VREFB8N0	IO		CS	AC22	AC21	T16																											
B8	VREFB8N0	IO		CLKUSR	AD23	AA19	U16																											
B8	VREFB8N0	IO		nWS	AE23	AB20	V16																											
B8	VREFB8N0	IO		nRS	AF23	AC20	W17																											
B8	VREFB8N0	IO			AD22								DQS0B								DQS0B													
B8	VREFB8N0	IO			AF21								DQ0B2								DQ0B2													
B8	VREFB8N0	IO	DQ17B		AH28	AE24	R15	DQ8B	DQ3B				DQ0B3	DQ0B1	DQ0B0	DQ17B3	DQ17B3			DQ0B3	DQ0B1	DQ0B0	DQ17B3	DQ17B3										
B8	VREFB8N0	IO	DQS17B		AK29	AD23		DQ8B	DQ3B	DQ3B	DQ1B	DQ1B	DM0B	DQS0B		DQS17B	DQS17B			DQ1B0	DQS0B		DQS17B	DQS17B										
B8	VREFB8N0	VREFB8N0	VREFB8N0		AK31	AC22	Y19																											
B8	VREFB8N0	IO	DQ17B		AJ28	AF24	T15	DQ8B	DQ3B	DQ3B	DQ1B		DQ1B0	DQ0B2	DQ0B1	DQ17B2	DQ17B2			DQ1B1	DQ0B2	DQ0B1	DQ17B2	DQ17B2										
B8	VREFB8N0	IO	DQ17B		AM29	AE22		DQ8B	DQ3B	DQ3B	DQ1B	DQ1B	DQ1B1	DQ0B3		DQ17B1	DQ17B1			DQS1B	DQ0B3		DQ17B1	DQ17B1										
B8	VREFB8N0	IO	DQ17B		AL29	AD22	Y14	DQ8B	DQ3B	DQ3B	DQ1B	DQ1B	DQS1B	DM0B	DQS0B	DQ17B0	DQ17B0			DQ1B2	DQ1B0	DQS0B	DQ17B0	DQ17B0										
B8	VREFB8N0	IO	DQS17B		AK28	AE23		DQVLD8B	DQVLD3B											DQ1B3	DQ1B1	DQ0B2		DQS17B	DQS17B									
B8	VREFB8N0	IO			AG20	V18	R14													DQ1B3	DQ1B1	DQ0B2		DQS17B	DQS17B									
B8	VREFB8N0	IO			AE21								DM1B							DQ2B0	DQS1B	DQ0B2		DQS17B	DQS17B									
B8	VREFB8N0	IO	DQ16B		AK27	AB19		DQ8B		DQ3B		DQ1B	DQ2B0	DQS1B		DQ16B3				DQS2B	DQ1B2			DQ16B3										
B8	VREFB8N0	IO	DQS16B		AL28			DQS8B	DQ3B		DQ1B	DQ2B1			DQS1B16B					DQ2B2				DQS1B16B										
B8	VREFB8N0	IO	DQ16B		AJ27	W18	T14	DQ8B	DQ3B		DQ1B	DQS2B	DQ1B2	DQ0B3		DQ16B2				DQ2B3	DQ1B3	DQ0B3		DQ16B2										
B8	VREFB8N0	IO	DQ16B		AM28			DQ8B	DQ3B		DQ1B	DQ2B2			DQ16B1					DQ3B0				DQ16B1										
B8	VREFB8N0	IO	DQ16B		AM27	AC18		DQ8B	DQ3B		DQ1B	DQ2B3	DQ1B3		DQ16B0					DQ3B1	DQ2B0			DQ16B0										
B8	VREFB8N0	IO	DQS16B		AL27			DQS8B		DQVLD3B			DM2B		DQS16B					DQS3B				DQS16B										
B8	VREFB8N0	IO			AB21								DQ3B0								DQ3B2													
B8	VREFB8N0	IO			AD21	Y18	U15						DQ3B1	DM1B	DM0B					DQ3B3	DQ2B1	DQ1B0		DQ15B3	DQ15B3									
B8	VREFB8N0	IO	DQ15B		AK26	AF22		DQ7B	DQ3B	DQ3B	DQ1B	DQ1B	DQS3B	DQ2B0		DQ15B3	DQ15B3			DQ4B0	DQS2B			DQ15B3	DQ15B3									
B8	VREFB8N0	IO	DQS15B		AL26	AE21	W14	DQ7B	DQS3B	DQS3B	DQ1B	DQ1B	DQS3B	DQ2B1	DQ1B0					DQ4B1	DQ2B2	DQ1B1		DQS15B	DQS15B									
B8	VREFB8N1	IO	DQ15B		AJ26	AD21		DQ7B	DQ3B	DQ3B	DQ1B	DQ1B	DQS3B	DQS2B		DQ15B2	DQ15B2			DQS4B	DQ2B3			DQ15B2	DQ15B2									



Bank Number	VREF Group (Note 4)	Pin Name/Function	Optional Function(s)/ DQ group for DQS x4 Mode	Configuration Function	F1020	F672	F484	x8/x9 Mode		x16/x18 Mode		x32/x36 Mode	x5 Mode (Note 2)							x4 Mode (Note 3)						
								DQ group for DQS mode F1020	DQ group for DQS mode F672/F484	DQ group for DQS mode F1020	DQ group for DQS mode F672/F484		DQ group for non-DQS mode (non-migratable) F1020	DQ group for non-DQS mode (non-migratable) F672	DQ group for non-DQS mode (non-migratable) F484	DQ group for non-DQS mode (migratable) F1020	DQ group for non-DQS mode (migratable) F672	DQ group for non-DQS mode (migratable) F484	DQ group for non-DQS mode (non-migratable) F1020	DQ group for non-DQS mode (non-migratable) F672	DQ group for non-DQS mode (non-migratable) F484	DQ group for non-DQS mode (migratable) F1020	DQ group for non-DQS mode (migratable) F672	DQ group for non-DQS mode (migratable) F484		
B5	VREFB5N0	IO	DIFFIO_TX60n		R11	N5	K6						DQ18R1	DQ18R1	DQ18R1	DM17R	DM17R			DQS23R	DQS23R	DQS23R	DQ19R0	DQ19R0	DQ19R0	
B5	VREFB5N0	IO	DIFFIO_TX60p		R10	N4	K5						DQ18R0	DQ18R0	DQ18R0	DQ17R3	DQ17R3			DQ23R1	DQ23R1	DQ23R1				
B5	VREFB5N0	IO	DIFFIO_RX60n		M2	K2	J3						DM5R	DM5R	DM5R	DQ5R2	DQ5R2	DQ5R2	DQ5R2	DQ7R0	DQ7R0	DQ7R0	DQ7R0	DQ7R0	DQ7R0	
B5	VREFB5N0	IO	DIFFIO_RX60p		M1	K1	J2						DQ5R3	DQ5R3	DQ5R3	DQ5R5	DQ5R5	DQ5R5	DQ5R5	DQ6R3	DQ6R3	DQ6R3	DQ6R3	DQ6R3	DQ6R3	
B5	VREFB5N0	VREFB5N0	VREFB5N0		P3	K5	J4																			
B5	VREFB5N0	IO	DIFFIO_TX59n		R5	M6	J6						DM17R	DM17R	DM17R	DQ17R2	DQ17R2			DQ23R0	DQ23R0	DQ23R0				
B5	VREFB5N0	IO	DIFFIO_TX59p		R4	M5	J5						DQ17R3	DQ17R3	DQ17R3	DQ17R3	DQ17R3	DQ17R3	DQ17R3	DQ22R3	DQ22R3	DQ22R3				
B5	VREFB5N0	IO	DIFFIO_RX59n		N3	J2	H2						DQ5R2	DQ5R2	DQ5R2	DQ5R1	DQ5R1	DQ5R1	DQ5R1	DQ6R2	DQ6R2	DQ6R2	DQ6R2	DQ6R2	DQ6R2	
B5	VREFB5N0	IO	DIFFIO_RX59p		N2	J1	H1						DQ5R5	DQ5R5	DQ5R5	DQ5R0	DQ5R0	DQ5R0	DQ5R0	DQ5R6	DQ5R6	DQ5R6	DQ5R6	DQ5R6	DQ5R6	
B5	VREFB5N0	IO	DIFFIO_TX58n		R7	M8	J8						DQ17R2	DQ17R2	DQ17R2	DQ17R1	DQ17R1			DQ22R2	DQ22R2	DQ22R2				
B5	VREFB5N0	IO	DIFFIO_TX58p		R6	M7	J7						DQS17R	DQS17R	DQS17R	DQ17R0	DQ17R0			DQS22R	DQS22R	DQS22R				
B5	VREFB5N0	IO	DIFFIO_RX58n		L2	K4	G2						DQ5R1	DQ5R1	DQ5R1	DM4R	DM4R	DM4R	DM4R	DQ6R1	DQ6R1	DQ6R1	DQ6R1	DQ6R1	DQ6R1	
B5	VREFB5N0	IO	DIFFIO_RX58p		L1	K3	G1						DQ5R0	DQ5R0	DQ5R0	DQ4R3	DQ4R3	DQ4R3	DQ4R3	DQ6R0	DQ6R0	DQ6R0	DQ6R0	DQ6R0	DQ6R0	
B5	VREFB5N0	IO	DIFFIO_TX57n		P11	L9	H6						DQ17R1	DQ17R1	DQ17R1					DQ22R1	DQ22R1	DQ22R1				
B5	VREFB5N0	IO	DIFFIO_TX57p		P10	L8	H5						DQ17R0	DQ17R0	DQ17R0					DQ22R0	DQ22R0	DQ22R0				
B5	VREFB5N0	IO	DIFFIO_RX57n		M4	H2	H4						DM4R	DM4R	DM4R	DQ4R2	DQ4R2	DQ4R2	DQ4R2	DQ5R3	DQ5R3	DQ5R3	DQ5R3	DQ5R3	DQ5R3	
B5	VREFB5N0	IO	DIFFIO_RX57p		M3	H1	H3						DQ4R3	DQ4R3	DQ4R3	DQS4R	DQS4R	DQS4R	DQS4R	DQ5R2	DQ5R2	DQ5R2	DQ5R2	DQ5R2	DQ5R2	
B5	VREFB5N0	IO	DIFFIO_TX56n		P5	L7	G6						DM16R	DM16R	DM16R					DQ21R3	DQ21R3	DQ21R3				
B5	VREFB5N0	IO	DIFFIO_TX56p		P4	L6	G5						DQ16R3	DQ16R3	DQ16R3					DQ21R2	DQ21R2	DQ21R2				
B5	VREFB5N0	IO	DIFFIO_RX56n		N5	G2	F2						DQ4R2	DQ4R2	DQ4R2	DQ4R1	DQ4R1	DQ4R1	DQ4R1	DQS5R	DQS5R	DQS5R	DQS5R	DQS5R	DQS5R	
B5	VREFB5N0	IO	DIFFIO_RX56p		N4	G1	F1						DQS4R	DQS4R	DQS4R	DQ4R0	DQ4R0	DQ4R0	DQ4R0	DQ5R1	DQ5R1	DQ5R1	DQ5R1	DQ5R1	DQ5R1	
B5	VREFB5N1	IO	DIFFIO_TX55n		P7	M4	G4						DQ16R2	DQ16R2	DQ16R2	DM16R	DM16R			DQS21R	DQS21R	DQS21R				
B5	VREFB5N1	IO	DIFFIO_TX55p		P6	M3	G3						DQS16R	DQS16R	DQS16R	DQ16R3	DQ16R3			DQ21R1	DQ21R1	DQ21R1				
B5	VREFB5N1	IO	DIFFIO_RX55n		L4	J4	E2						DQ4R1	DQ4R1	DQ4R1	DM3R	DM3R	DM3R	DM3R	DQ5R0	DQ5R0	DQ5R0	DQ5R0	DQ5R0	DQ5R0	
B5	VREFB5N1	IO	DIFFIO_RX55p		L3	J3	E1						DQ4R0	DQ4R0	DQ4R0	DQ3R3	DQ3R3	DQ3R3	DQ3R3	DQ4R3	DQ4R3	DQ4R3	DQ4R3	DQ4R3	DQ4R3	
B5	VREFB5N1	IO	DIFFIO_TX54n		P9	L5	F5						DQ16R1	DQ16R1	DQ16R1	DQ16R2	DQ16R2			DQ21R0	DQ21R0	DQ21R0				
B5	VREFB5N1	IO	DIFFIO_TX54p		P8	L4	F4						DQ16R0	DQ16R0	DQ16R0	DQS16R	DQS16R			DQ20R3	DQ20R3	DQ20R3	DQ18R3	DQ18R3		
B5	VREFB5N1	IO	DIFFIO_RX54n		K2	H4	D2						DM3R	DM3R		DQ3R2	DQ3R2	DQ3R2	DQ3R2	DQ4R2	DQ4R2	DQ4R2	DQ4R2	DQ4R2	DQ4R2	
B5	VREFB5N1	IO	DIFFIO_RX54p		K1	H3	D1						DQ3R3	DQ3R3		DQS3R	DQS3R	DQS3R	DQS3R	DQS4R	DQS4R	DQS4R	DQS4R	DQS4R	DQS4R	
B5	VREFB5N1	IO	DIFFIO_TX53n		N9	K9	E4						DM15R	DM15R		DQ16R1	DQ16R1			DQ20R2	DQ20R2	DQ20R2	DQ18R2	DQ18R2		
B5	VREFB5N1	IO	DIFFIO_TX53p		N8	K8	E3						DQ15R3	DQ15R3		DQ16R0	DQ16R0			DQS20R	DQS20R	DQS20R	DQS18R	DQS18R		
B5	VREFB5N1	IO	DIFFIO_RX53n		K4	G4	C2						DQ3R2	DQ3R2		DQ3R1	DQ3R1	DQ3R1	DQ3R1	DQ4R1	DQ4R1	DQ4R1	DQ4R1	DQ4R1	DQ4R1	
B5	VREFB5N1	IO	DIFFIO_RX53p		K3	G3	C1						DQS3R	DQS3R		DQ3R0	DQ3R0	DQ3R0	DQ3R0	DQ4R0	DQ4R0	DQ4R0	DQ4R0	DQ4R0	DQ4R0	
B5	VREFB5N1	IO	DIFFIO_TX52n		N7	K7							DQ15R2	DQ15R2		DM15R	DM15R			DQ20R1	DQ20R1	DQ20R1	DQ18R1	DQ18R1		
B5	VREFB5N1	IO	DIFFIO_TX52p		N6	K6							DQS15R	DQS15R		DQ15R3	DQ15R3			DQ20R0	DQ20R0	DQ20R0	DQ18R0	DQ18R0		
B5	VREFB5N1	IO	DIFFIO_RX52n		J2	F4							DQ3R1	DQ3R1		DM2R	DM2R			DQ3R3	DQ3R3	DQ3R3	DQ3R3	DQ3R3		
B5	VREFB5N1	IO	DIFFIO_RX52p		J1	F3							DQ3R0	DQ3R0		DQ2R3	DQ2R3			DQ3R2	DQ3R2	DQ3R2	DQ3R2	DQ3R2		
B5	VREFB5N1	VREFB5N1	VREFB5N1		J5	G5	F3																			
B5	VREFB5N1	IO	DIFFIO_TX51n		M7	J8							DQ15R1	DQ15R1		DQ15R2	DQ15R2			DQ19R3	DQ19R3	DQ19R3	DQ17R3	DQ17R3		
B5	VREFB5N1	IO	DIFFIO_TX51p		M6	J7							DQ15R0	DQ15R0		DQS15R	DQS15R			DQ19R2	DQ19R2	DQ19R2	DQ17R2	DQ17R2		
B5	VREFB5N1	IO	DIFFIO_RX51n		H2	F2							DM2R	DM2R		DQ2R2	DQ2R2			DQS3R	DQS3R	DQS3R	DQS3R	DQS3R		
B5	VREFB5N1	IO	DIFFIO_RX51p		H1	F1							DQ2R3	DQ2R3		DQS2R	DQS2R			DQ3R1	DQ3R1	DQ3R1	DQ3R1	DQ3R1		
B5	VREFB5N1	IO	DIFFIO_TX50n		M9	H8							DM14R	DM14R		DQ15R1	DQ15R1			DQS19R	DQS19R	DQS19R	DQS17R	DQS17R		
B5	VREFB5N1	IO	DIFFIO_TX50p		M8	H7							DQ14R3	DQ14R3		DQ15R0	DQ15R0			DQ19R1	DQ19R1	DQ19R1	DQ17R1	DQ17R1		
B5	VREFB5N1	IO	DIFFIO_RX50n		J4	E4							DQ2R2	DQ2R2		DQ2R1	DQ2R1			DQ3R0	DQ3R0	DQ3R0	DQ3R0	DQ3R0		
B5	VREFB5N1	IO	DIFFIO_RX50p		J3	E3							DQS2R	DQS2R		DQ2R0	DQ2R0			DQ2R3	DQ2R3	DQ2R3	DQ2R3	DQ2R3		
B5	VREFB5N1	IO	DIFFIO_TX49n		M11	J6							DQ14R2	DQ14R2		DM14R	DM14R			DQ19R0	DQ19R0	DQ19R0	DQ17R0	DQ17R0		
B5	VREFB5N1	IO	DIFFIO_TX49p		M10	J5							DQS14R	DQS14R		DQ14R3	DQ14R3			DQ18R3	DQ18R3	DQ18R3	DQ16R3	DQ16R3		
B5	VREFB5N1	IO	DIFFIO_RX49n		G2	E2							DQ2R1	DQ2R1		DM1R	DM1R			DQ2R2	DQ2R2	DQ2R2	DQ2R2	DQ2R2		
B5	VREFB5N1	IO	DIFFIO_RX49p		G1	E1							DQ2R0	DQ2R0		DQ1R3	DQ1R3			DQS2R	DQS2R	DQS2R	DQS2R	DQS2R		
B5	VREFB5N2	IO	DIFFIO_TX48n		L6	H6							DQ14R1	DQ14R1		DQ14R2	DQ14R2			DQ18R2	DQ18R2	DQ18R2	DQ16R2	DQ16R2		
B5	VREFB5N2	IO	DIFFIO_TX48p		L5	H5							DQ14R0	DQ14R0		DQS14R	DQS14R			DQS18R	DQS18R	DQS18R	DQS16R	DQS16R		
B5	VREFB5N2	IO	DIFFIO_RX48n		G4	D3							DM1R	DM1R		DQ2R1	DQ2R1			DQ2R1	DQ2R1	DQ2R1	DQ2R1	DQ2R1		
B5	VREFB5N2	IO	DIFFIO_RX48p		G3	D2							DQ1R3	DM1R		DQS1R	DQS1R			DQ2R0	DQ2R0	DQ2R0	DQ2R0	DQ2R0		
B5	VREFB5N2	IO	DIFFIO_TX47n		K7	G7							DM13R	DM13R		DQ14R1	DQ14R1			DQ18R1	DQ18R1	DQ18R1	DQ16R1	DQ16R1		
B5	VREFB5N2	IO	DIFFIO_TX47p		K6	G6							DQ13R3	DQ13R3		DQ14R0	DQ14R0			DQ18R0	DQ18R0	DQ18R0	DQ16R0	DQ16R0		
B5	VREFB5N2	IO	DIFFIO_RX47n		F2	C2							DQ1R2	DQ1R2		DQ1R1	DQ1R1			DQ1R3	DQ1R3	DQ1R3	DQ1R3	DQ1R3		
B5	VREFB5N2	IO	DIFFIO_RX47p		F1	C1							DQS1R	DQS1R		DQ1R0	DQ1R0			DQ1R2	DQ1R2	DQ1R2	DQ1R2	DQ1R2		



Pin Information for the Stratix® II EP2S60 Device
Version 2.1

Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
Supply and Reference Pins		
VCCINT	Power	These are internal logic array voltage supply pins. VCCINT also supplies power to the input buffers used for the LVDS, LVPECL, HyperTransport™ technology, differential HSTL, differential SSTL, HSTL, and SSTL I/O standards. All VCCINT pins must be connected to 1.2 V.
VCCIO[1..8]	Power	These are I/O supply voltage pins for banks 1 through 8. Each bank can support a different voltage level. VCCIO supplies power to the output buffers for all I/O standards. VCCIO also supplies power to the input buffers used for the LVTTTL, LVCMOS, 1.5 V, 1.8 V, 2.5 V, 3.3-V PCI, and 3.3-V PCI-X I/O standards.
VCCPD[1..8]	Power	Dedicated power pins. This supply is used to power the I/O pre-drivers and the 3.3-V/2.5-V buffers of the configuration input pins and JTAG pins. VCCPD powers the JTAG pins (TCK, TMS, TDI, and TRST) and the following configuration pins: nCONFIG, DCLK (when used as an input), nIO_Pullup, DATA[7..0], RUnLU, nCE, nWS, nRS, CS, nCS and CLKUSR. The VCCPD pins must be connected to 3.3 V and must ramp-up from 0 V to 3.3 V within 100 ms to ensure successful configuration. If you use the AES key programming feature of the device, VCCPD8 powers the circuitry enabling the key to be programmed in non-volatile memory. During key programming, apply 3.7 V to VCCPD8. Refer to AN341-Using the Design Security Feature in Stratix II and Stratix II GX Devices for further information.
GND	Ground	Device ground pins. All GND pins should be connected to the board GND plane.
VREFB[1..8][N][0..2]	Input	Input reference voltage for each I/O bank. If a bank is used for a voltage-referenced I/O standard, then these pins are used as the voltage-reference pins for that bank. All of the VREF pins within a bank are shorted together. If VREF pins are not used, designers should connect them to either VCC or GND.
VCC_PLL5_OUT	Power	External clock output VCCIO power for PLL5 clock outputs PLL5_OUT[1..0]p, PLL5_OUT[1..0]n, PLL5_FBP/OUT2p & PLL5_FBN/OUT2n. This pin is the VCCIO pin for bank 9.
VCC_PLL6_OUT	Power	External clock output VCCIO power for PLL6 clock outputs PLL6_OUT[1..0]p, PLL6_OUT[1..0]n, PLL6_FBP/OUT2p & PLL6_FBN/OUT2n. This pin is the VCCIO pin for bank 10.
VCC_PLL11_OUT	Power	External clock output VCCIO power for PLL11 clock outputs PLL11_OUT[1..0]p, PLL11_OUT[1..0]n, PLL11_FBP/OUT2p & PLL11_FBN/OUT2n. This pin is the VCCIO pin for bank 11. The 484 pin and 672 pin packages do not support VCC_PLL11_OUT because they do not have EPLL11. For those packages, the bank 11 I/O pins are powered by VCCIO for bank 3.
VCC_PLL12_OUT	Power	External clock output VCCIO power for PLL12 clock outputs PLL12_OUT[1..0]p, PLL12_OUT[1..0]n, PLL12_FBP/OUT2p & PLL12_FBN/OUT2n. This pin is the VCCIO pin for bank 12. The 484 pin and 672 pin packages do not support VCC_PLL12_OUT because they do not have EPLL12. For those packages, the bank 12 I/O pins are powered by VCCIO for bank 8.
VCCA_PLL[1..12]	Power	Analog power for PLLs[1..12]. The designer must connect these pins to 1.2 V, even if the PLL is not used.
VCCD_PLL[1..12]	Power	Digital power for PLLs[1..12]. The designer must connect these pins to 1.2 V, even if the PLL is not used.
GND_A_PLL[1..12]	Ground	Analog ground for PLLs[1..12].
NC	No Connect	Do not drive signals into these pins.
RUP4	I/O, Input	Reference pin for banks 3 & 4. The external precision resistor Rup must be connected to the designated RUP pin within bank 4. If not required, this pin is a regular I/O pin.
RDN4	I/O, Input	Reference pin for banks 3 & 4. The external precision resistor Rdn must be connected to the designated RDN pin within bank 4. If not required, this pin is a regular I/O pin.
RUP7	I/O, Input	Reference pin for banks 7 & 8. The external precision resistor Rup must be connected to the designated RUP pin within bank 7. If not required, this pin is a regular I/O pin.
RDN7	I/O, Input	Reference pin for banks 7 & 8. The external precision resistor Rdn must be connected to the designated RDN pin within bank 7. If not required, this pin is a regular I/O pin.
Dedicated Configuration/JTAG Pins		
nIO_PULLUP	Input	Dedicated input that chooses whether the internal pull-ups on the user I/O pins and dual-purpose I/O pins (nCSO, ASDO, DATA[7..0], RUnLU, nCE, nWS, nRS, RDYnBSY, nCS, CS, RUnLU, PGM], CLKUSR, INIT_DONE, DEV_OE, DEV_CLRn) are on or off before and during configuration. A logic high (1.5 V, 1.8 V, 2.5 V, or 3.3 V) turns off the weak pull-up, while a logic low turns them on.
VCCSEL	Input	Dedicated input that selects which input buffer is used on configuration input pins: nCONFIG, DCLK (when used as an input), DATA[7..0], RUnLU, nCE, nWS, nRS, CS, nCS, and CLKUSR. The 3.3-V/2.5-V input buffer is powered by VCCPD, while the 1.8-V/1.5-V input buffer is powered by VCCIO. The VCCSEL input buffer is powered by VCCPD and must be hardwired to VCCPD or ground. A logic high (VCCPD) selects the 1.8-V/1.5-V input buffer, while a logic low selects the 3.3-V/2.5-V input buffer. VCCSEL should be set to comply with the logic levels driven out of the configuration device or MAX II device/microprocessor with flash memory.
TEMPDIODEp	Input	Pin used in conjunction with the temperature sensing diode (bias-high input) inside the Stratix II device. If the temperature sensing diode is not used then connect this pin to GND.
TEMPDIODEn	Input	Pin used in conjunction with the temperature sensing diode (bias-low input) inside the Stratix II device. If the temperature sensing diode is not used then connect this pin to GND.
DCLK	Input (PS, FPP) Output (AS)	Dedicated configuration clock pin. In PS and FPP configuration, DCLK is used to clock configuration data from an external source into the Stratix II device. In AS mode, DCLK is an output from the Stratix II device that provides timing for the configuration interface. In PPA mode, DCLK should be tied to VCC to prevent this pin from floating.
MSEL[0..3]	Input	Configuration input pins that set the Stratix II device configuration scheme. These pins must be hard-wired to VCCPD or GND.
nCE	Input	Dedicated active-low chip enable. When nCE is low, the device is enabled. When nCE is high, the device is disabled. In multi-device configuration, nCE of the first device is tied low while its nCEO pin drives the nCE of the next device in the chain. In single device configuration, nCE is tied low.
nCONFIG	Input	Dedicated configuration control input. Pulling this pin low during user-mode will cause the FPGA to lose its configuration data, enter a reset state & tri-state all I/O pins. Returning this pin to a logic high level will initiate reconfiguration. If the configuration scheme uses an enhanced configuration device or EPC2, nCONFIG can be tied directly to VCC or to the configuration device's nINIT_CONF pin.
CONF_DONE	Bidirectional (open-drain)	This is a dedicated configuration status pin. As a status output, the CONF_DONE pin drives low before and during configuration. Once all configuration data is received without error and the initialization cycle starts, CONF_DONE is released. As a status input, CONF_DONE goes high after all data is received. Then the device initializes and enters user mode. It is not available as a user I/O pin.
nCEO	Output	Output that drives low when device configuration is complete. During multi-device configuration, this pin feeds a subsequent device's nCE pin. During single device configuration, this pin is left floating.
nSTATUS	Bidirectional (open-drain)	This is a dedicated configuration status pin. The FPGA drives nSTATUS low immediately after power-up and releases it after POR time. As a status output, the nSTATUS is pulled low if an error occurs during configuration. As a status input, the device enters an error state when nSTATUS is driven low by an external source during configuration or initialization. It is not available as a user I/O pin.



Pin Information for the Stratix® II EP2S60 Device
Version 2.1

Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
PORSEL	Input	Dedicated input which selects between a POR time of 12 ms or 100 ms. A logic high (1.5-V, 1.8-V, 2.5-V, 3.3-V) selects a POR time of about 12 ms and a logic low selects POR time of about 100 ms.
TCK	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TCK to GND.
TMS	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TMS to VCC.
TDI	Input	Dedicated JTAG input pin. The JTAG circuitry can be disabled by connecting TDI to VCC.
TDO	Output	Dedicated JTAG output pin. The JTAG circuitry can be disabled by leaving TDO unconnected.
TRST	Input	Dedicated active low JTAG input pin. TRST is used to asynchronously reset the JTAG boundary-scan circuit. The JTAG circuitry can be disabled by connecting TRST to GND.
Clock and PLL Pins		
CLK[1,3,9,11]p	Clock, Input	Dedicated clock input pins 1, 3, 9, & 11 that can also be used for data inputs.
CLK[1,3,9,11]n	Clock, Input	Dedicated negative terminal clock input pins for differential clock input that can also be used for data inputs.
CLK[0,2,8,10]p/DIFFIO_RX_C[0..3]p	I/O, Clock, RX channel	These pins can be used as I/O pins, clock input pins, or the positive terminal data pins of differential receiver channels.
CLK[0,2,8,10]n/DIFFIO_RX_C[0..3]n	I/O, Clock, RX channel	These pins can be used as I/O pins, the negative terminal clock input pins for differential clock input, or the negative terminal data pins of differential receiver channels.
CLK[4-7,12-15]p	I/O, Clock	These pins can be used as I/O pins or clock input pins.
CLK[4-7,12-15]n	I/O, Clock	These pins can be used as I/O pins or negative terminal clock input pins for differential clock input.
PLL_ENA	Input	Dedicated input pin that drives the optional pliena port of all or a set of PLLs. If a PLL uses the pliena port, drive the PLL_ENA pin low to reset all PLLs including the counters to their default state. If VCCSEL = 0, then you must drive the PLL_ENA with a 3.3/2.5 V signal to enable the PLLs. If VCCSEL = 1, connect PLL_ENA to 1.8/1.5 V to enable the PLLs.
FPLL[7..10]CLKp	Clock, Input	Dedicated clock inputs for fast PLLs (PLLs 7 through 10) that can also be used for data inputs.
FPLL[7..10]CLKn	Clock, Input	Dedicated negative terminal associated with FPLL[7..10]CLKp pins that can also be used for data inputs.
PLL5_OUT[0..1]p	I/O, Output	Optional external clock outputs [0..1] from enhanced PLL 5. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL5). When not used as PLL output, these pins can be used as I/O with single ended inputs only. They cannot be used as differential input.
PLL5_OUT[0..1]n	I/O, Output	Optional negative terminal for external clock outputs [0..1] from PLL5. If the clock outputs are single ended, then each pair of pins (i.e., PLL5_OUT0p and PLL5_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL6_OUT[0..1]p	I/O, Output	Optional external clock outputs [0..1] from enhanced PLL 6. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL6). When not used as PLL output, these pins can be used as I/O with single ended inputs only. They cannot be used as differential input.
PLL6_OUT[0..1]n	I/O, Output	Optional negative terminal for external clock outputs [0..1] from PLL6. If the clock outputs are single ended, then each pair of pins (i.e., PLL6_OUT0p and PLL6_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL[5..6]_FBp/OUT2p	I/O, Input, Output	These pins can be used as I/O pins, external feedback input pins or external clock outputs for PLL[5..6].
PLL[5..6]_FBn/OUT2n	I/O, Input, Output	These pins can be used as I/O pins, negative terminal input for external feedback input PLL[5..6]_FBp or negative terminal clock output pins for differential clock output.
PLL11_OUT[0..1]p	I/O, Output	Optional external clock outputs [0..1] from enhanced PLL 11. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL11). When not used as PLL output, these pins can be used as I/O with single ended inputs only. They cannot be used as differential input.
PLL11_OUT[0..1]n	I/O, Output	Optional negative terminal for external clock outputs [0..1] from PLL11. If the clock outputs are single ended, then each pair of pins (i.e., PLL11_OUT0p and PLL11_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL12_OUT[0..1]p	I/O, Output	Optional external clock outputs [0..1] from enhanced PLL 12. These pins can be differential (two output pin pairs) or single ended (four clock outputs from PLL12). When not used as PLL output, these pins can be used as I/O with single ended inputs only. They cannot be used as differential input.
PLL12_OUT[0..1]n	I/O, Output	Optional negative terminal for external clock outputs [0..1] from PLL12. If the clock outputs are single ended, then each pair of pins (i.e., PLL12_OUT0p and PLL12_OUT0n are considered one pair) can be either in phase or 180 degrees out of phase.
PLL[11..12]_FBp/OUT2p	I/O, Input, Output	These pins can be used as I/O pins, external feedback input pins or external clock outputs for PLL[11..12].
PLL[11..12]_FBn/OUT2n	I/O, Input, Output	These pins can be used as I/O pins, negative terminal input for external feedback input PLL[11..12]_FBp or negative terminal clock output pins for differential clock output.
Optional/Dual-Purpose Configuration Pins		
nCSO	I/O (non-AS mode), Output	Output control signal from the Stratix II FPGA to the serial configuration device in AS mode that enables the configuration device.
ASDO	I/O (non-AS mode), Output	Control signal from the Stratix II FPGA to the serial configuration device in AS mode used to read out configuration data.
CRC_ERROR	I/O, Output	Active high signal that indicates that the error detection circuit has detected errors in the configuration SRAM bits. This pin is optional and is used when the CRC error detection circuit is enabled.
DEV_CLRn	I/O, Input	Optional pin that allows you to override all clears on all device registers. When this pin is driven low, all registers are cleared; when this pin is driven high, all registers behave as programmed.
DEV_OE	I/O, Input	Optional pin that allows you to override all tri-states on the device. When this pin is driven low, all I/O pins are tri-stated; when this pin is driven high, all I/O pins behave as defined in the design.
DATA0	I/O, Input	Dual-purpose configuration data input pin. Can be used as an I/O pin after configuration is complete.
DATA[1..7]	I/O, Input	Dual-purpose configuration input data pins. These pins can be used for configuration or as regular I/O pins. These pins can also be used as user I/O pins after configuration.
DATA7	I/O, Bidirectional	In the PPA configuration scheme, the DATA7 pin presents the RDYnBSY signal after the nRS signal has been strobed low.
INIT_DONE	I/O, Output (open-drain)	This is a dual-purpose pin and can be used as an I/O pin when not enabled as INIT_DONE. When enabled, a transition from low to high at the pin indicates when the device has entered user mode. If the INIT_DONE output is enabled, the INIT_DONE pin cannot be used as a user I/O pin after configuration.




Pin Information for the Stratix® II EP2S60 Device
Version 2.1

Pin Name	Pin Type (1st, 2nd, & 3rd Function)	Pin Description
nCS, CS	I/O, Input	These are chip-select inputs that enable the Stratix II device in the passive parallel asynchronous configuration mode. Drive nCS low and CS high to target a device for configuration. If a design requires an active high enable, use the CS pin and drive the nCS pin low. If a design requires an active low enable, use the nCS pin and drive the CS pin high. Configuration will be paused when either signal is inactive. Hold the nCS and CS pins active during configuration and initialization. The design can use these pins as user I/O pins after configuration.
nRS	I/O, Input	Read strobe input pin. A low input directs the device to drive the RDYnBSY signal on the DATA7 pin. If the nRS pin is not used in PPA mode, it should be tied high. In non-PPA schemes, it functions as a user I/O pin during configuration, which means it is tri-stated. This pin can be used as a user I/O pin after configuration.
nWS	I/O, Input	Active-low write strobe input to latch a byte of data on the DATA pins. This pin can be used as a user I/O pin after configuration.
CLKUSR	I/O, Input	Optional user-supplied clock input. Synchronizes the initialization of one or more devices. If this pin is not enabled for use as a user-supplied configuration clock, it can be used as a user I/O pin.
RDYnBSY	I/O, Output	Ready not busy output. A high output indicates that the target device is ready to accept another data byte. A low output indicates that the target device is not ready to receive another data byte. This pin can be used as a user I/O pin after configuration.
PGM[0..2]	I/O, Output	These output pins control one of eight pages in the memory (either flash or enhanced configuration device) when using a remote system update mode. When not using remote update or local update configuration modes, these pins are user I/O pins.
RUtLU	I/O, Input	Input that selects between remote update and local update. A logic high (1.5 V, 1.8 V, 2.5 V, 3.3 V) selects remote update and a logic low selects local update. When not using remote update or local update configuration modes, this pin is available as general-purpose user I/O pin.
Dual-Purpose Differential & External Memory Interface Pins		
DIFFIO_RX[1..40,43..82]p/n	I/O, RX channel	Dual-purpose differential receiver channels 1 to 40 and channels 43 to 82. These channels can be used for receiving LVDS or HyperTransport compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DIFFIO_TX[0..83]p/n	I/O, TX channel	Dual-purpose differential transmitter channels 0 to 83. These channels can be used for transmitting LVDS or HyperTransport compatible signals. Pins with a "p" suffix carry the positive signal for the differential channel. Pins with an "n" suffix carry the negative signal for the differential channel. If not used for differential signaling, these pins are available as user I/O pins.
DQS[T,B]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins drive to dedicated DQS phase shift circuitry. The shifted DQS signal can also drive to internal logic.
DQS[L,R]	I/O, DQS	Optional data strobe signal for use in external memory interfacing. These pins do not drive to dedicated DQS phase shift circuitry and are only used as write data strobe or write data clock.
DQSn[T,B]	I/O, DQSn	Optional complementary data strobe signal for use in QDRII SRAM. These pins drive to dedicated DQS phase shift circuitry.
DQ[T,B,L,R]	I/O, DQ	Optional data signal for use in external memory interfacing. The order of the DQ bits within a designated DQ bus is not important; however, use caution when making pin assignments if you plan on migrating to a different memory interface that has a different DQ bus width. Analyze the available DQ pins across all pertinent DQS columns in the pin list.
DM[L,R]	I/O, DM	Optional data mask signal for use in external memory interfacing. You can also use this pin as a DQ pin.
DQVLD[0..8]T,B	I/O, DQVLD	Optional data valid signal for use in external memory interfacing.



Pin Information for the Stratix® II EP2S60 Device, ver 2.1



Notes:

1. This is a top view of the silicon die. For flip chip packages, the die is mounted upside down in the package; therefore, to obtain the top package view, flip this diagram on its vertical axis.
2. This is only a pictorial representation to provide an idea of placement on the device. Refer to the pin list and the Quartus® II software for exact locations.
3. The DQ/DQS groups depicted above are in x8/x9 mode for the top and bottom I/O banks where there is dedicated circuitry. DQ/DQS groups on the side I/O banks are not shown here. DQ/DQS support differs across the package offerings.



Pin Information for the Stratix® II EP2S60 Device
Version 2.1

Version Number	Date	Changes Made
1.0	1/21/2004	Initial revision
1.1	2/25/2004	Changed pin names PLL[5, 6,11,12]_FBp/OUT2n to PLL[5,6,11,12]_FBn/OUT2n
		Added the F484 and F672 packages
1.2	3/18/2004	Added "DQS for x32/x36" column to Pin List
		Added "DQS for x8/x9 in F484/F672" & "DQS for x16/x18 in F672" columns, & changed column name from "DQS for x8/x9" to "DQS for x8/x9 in F1020" & from "DQS for x16/x18" to "DQS for x6/x8 in F1020" in Pin List
1.3	3/31/2004	Changed pin names from CLK[10,8,2,0]p to CLK[10,8,2,0]p/DIFFIO_RX_C[3..0]p & CLK[10,8,2,0]n to CLK[10,8,2,0]n/DIFFIO_RX_C[3..0]n in Pin List
		File status changed to Final
1.4	7/13/2004	Added CRC_ERROR pin in pin list and pin definitions
		Added the dual-purpose RUP[4,7] and RDN[4,7] signals to the pin list and the pin definitions sheet
1.5	9/10/2004	Removed DQ bit indices
		Updated DQ and NC pin definitions
1.6	6/27/2005	Updated Pin List to include DQS for x4
		Updated Pin Description for VCCPD
		Updated Pin Description for VCC_PLL11/12_OUT
1.7	9/28/2005	Added DQ group for non-DQS mode columns in pin list:
		Added footnote for pins that do not support Optional Functions (LVDS, DDR, etc)
		Added footnote to explain x5 Mode and x4 Mode in non-DQS Mode
1.8	2/10/2006	Added footnote to address usage of Vref pins in external memory interface usage
1.9	6/16/2006	Changed VCC_PLL_x_out definitions from "This pin should be connected to the VCCIO level of bank x" to "This pin is the VCCIO pin for bank x".
		Added input usage informations for PLL_x_OUT[0..1]p
2.0	2/7/2007	Corrected numbering of DIFFIO_RX in pin description.
2.1	2/13/2007	Removed redundant rows and updated the description for VCCPD8 during key programming.