MAX® 10 FPGAs

Revolutionizing non-volatile integration
Family Overview

Intel’s MAX® 10 FPGAs revolutionize non-volatile integration by delivering advanced processing capabilities in a low-cost, single chip small form factor programmable logic device. Building upon the single chip heritage of previous MAX device families, densities range from 2K – 50KLE, using either single or dual power supplies. The MAX 10 FPGA family encompasses both small packaging and high I/O pin count packages.

MAX 10 FPGAs are built on TSMC’s 55 nm embedded NOR flash technology, enabling instant-on functionality. MAX 10 FPGAs include integrated analog-to-digital converters (ADCs) and dual configuration flash allowing you to store and dynamically switch between two images on a single chip. Unlike CPLDs, MAX 10 FPGAs also include full featured FPGA capabilities such as Nios® II soft core embedded processor support, DSP blocks, and soft DDR3 memory controllers.

For Industrial and Automotive systems, the MAX 10 FPGA single-chip integration, including Nios II processor support, provide a reduced footprint with increased design security and product reliability while lowering system cost.

For control applications in computing, consumer, communications, and other markets, MAX 10 FPGAs ADC functionality allows integration of power-up sequencing and system control circuitry into a single device. The software-based system management using the Nios II processor further enhances board management integration in an advanced, reliable system controller.

Device Family Details

The features highlighted in the figure below enable system simplification, increased capabilities, and single-chip integration benefits.
KEY FEATURES

- Up to 50,000 logic elements (LEs)
- Maximum of 500 user I/O pins
- Non-volatile instant-on architecture
- Single chip
- Embedded SRAM
- High-performance phase-locked loops (PLLs)
- External memory interface (DDR3 SDRAM/DDR3L SDRAM/DDR2 SDRAM/LPDDR2)
- Nios II embedded processor support
- DSP blocks
- 3.3 V, LVDS, PCI*, and 30+ other I/O standards supported
- Embedded ADCs – 12 bit 1 Msps
  - Up to 18 analog input channels
  - Temperature sensor
- Single or dual-core voltage supply offering
- Embedded flash
  - Dual configuration flash
  - User flash memory
- Internal oscillator
- Power saving features
  - Sleep mode to reduce dynamic power by up to 95%
  - Input buffer power-down
- 128 bit Advanced Encryption Standard (AES) design security
- RoHS6 packaging
## MAX 10 FPGAs Product Table

<table>
<thead>
<tr>
<th>PRODUCT LINE</th>
<th>10M02</th>
<th>10M04</th>
<th>10M08</th>
<th>10M16</th>
<th>10M25</th>
<th>10M40</th>
<th>10M50</th>
</tr>
</thead>
<tbody>
<tr>
<td>LEs (K)</td>
<td>2</td>
<td>4</td>
<td>8</td>
<td>16</td>
<td>25</td>
<td>40</td>
<td>50</td>
</tr>
<tr>
<td>Block memory (Kb)</td>
<td>108</td>
<td>189</td>
<td>378</td>
<td>549</td>
<td>675</td>
<td>1,260</td>
<td>1,638</td>
</tr>
<tr>
<td>User flash memory (KB)</td>
<td>12</td>
<td>16 - 156</td>
<td>32 - 172</td>
<td>32 - 296</td>
<td>32 - 400</td>
<td>64 - 736</td>
<td>64 - 736</td>
</tr>
<tr>
<td>18 x 18 multipliers</td>
<td>16</td>
<td>20</td>
<td>24</td>
<td>45</td>
<td>55</td>
<td>125</td>
<td>144</td>
</tr>
<tr>
<td>PLLs²</td>
<td>1, 2</td>
<td>1, 2</td>
<td>1, 2</td>
<td>1, 4</td>
<td>1, 4</td>
<td>1, 4</td>
<td>1, 4</td>
</tr>
<tr>
<td>Internal configuration</td>
<td>Single</td>
<td>Dual</td>
<td>Dual</td>
<td>Dual</td>
<td>Dual</td>
<td>Dual</td>
<td>Dual</td>
</tr>
<tr>
<td>Analog-to-digital converter (ADC), temperature sensing diode (TSD)³</td>
<td>-</td>
<td>1, 1</td>
<td>1, 1</td>
<td>1, 1</td>
<td>2, 1</td>
<td>2, 1</td>
<td>2, 1</td>
</tr>
<tr>
<td>External memory interface (EMIF)</td>
<td>Yes⁴</td>
<td>Yes⁴</td>
<td>Yes⁴</td>
<td>Yes⁵</td>
<td>Yes⁵</td>
<td>Yes⁵</td>
<td>Yes⁵</td>
</tr>
</tbody>
</table>

### Package Options and I/O Pins: Feature Set Options, GPIO, True LVDS Transceiver/Receiver

- **V36 (D)⁶**: WLCSP (3 mm, 0.4 mm pitch)
  - LEs: C, 27, 3/7
  - Block memory: C/A, 178, 13/54
  - PLLs: C/A, 178, 13/54
  - ADC/TSD: C/A, 178, 13/54
  - EMIF: C/A, 178, 13/54

- **V81 (D)⁷**: WLCSP (4 mm, 0.4 mm pitch)
  - LEs: C, 160, 9/47
  - Block memory: C/A, 246, 15/81
  - PLLs: C/A, 246, 15/81
  - ADC/TSD: C/A, 246, 15/81
  - EMIF: C/A, 246, 15/81

- **F256 (D)**: FBGA (17 mm, 1.0 mm pitch)
  - LEs: C, 250, 15/83
  - Block memory: C/A, 320, 22/116
  - PLLs: C/A, 360, 24/136
  - ADC/TSD: C/A, 360, 24/136
  - EMIF: C/A, 360, 24/136

- **U324 (D)**: UBGA (15 mm, 0.8 mm pitch)
  - LEs: C, 101, 7/27
  - Block memory: C/A, 101, 10/27
  - PLLs: C/A, 101, 10/27
  - ADC/TSD: C/A, 101, 10/27
  - EMIF: C/A, 101, 10/27

- **F484 (D)**: FBGA (23 mm, 1.0 mm pitch)
  - LEs: C, 112, 9/29
  - Block memory: C/A, 112, 9/29
  - PLLs: C/A, 112, 9/29
  - ADC/TSD: C/A, 112, 9/29
  - EMIF: C/A, 112, 9/29

- **F672 (D)**: FBGA (27 mm, 1.0 mm pitch)
  - LEs: C, 130, 9/38
  - Block memory: C/A, 130, 9/38
  - PLLs: C/A, 130, 9/38
  - ADC/TSD: C/A, 130, 9/38
  - EMIF: C/A, 130, 9/38

- **E144 (S)⁶**: EQFP (22 mm, 0.5 mm pitch)
  - LEs: C, 101, 7/27
  - Block memory: C/A, 101, 10/27
  - PLLs: C/A, 101, 10/27
  - ADC/TSD: C/A, 101, 10/27
  - EMIF: C/A, 101, 10/27

- **M153 (S)**: MBGA (8 mm, 0.5 mm pitch)⁸
  - LEs: C, 112, 9/29
  - Block memory: C/A, 112, 9/29
  - PLLs: C/A, 112, 9/29
  - ADC/TSD: C/A, 112, 9/29
  - EMIF: C/A, 112, 9/29

- **U169 (S)**: UBGA (11 mm, 0.8 mm pitch)
  - LEs: C, 130, 9/38
  - Block memory: C/A, 130, 9/38
  - PLLs: C/A, 130, 9/38
  - ADC/TSD: C/A, 130, 9/38

### Notes:
1. Additional user flash may be available, depending on configuration options.
2. The number of PLLs available is dependent on the package option.
3. Availability of the ADC or TSD varies by package type. Smaller pin-count packages do not have access to the ADC hard IP.
4. SRAM only.
5. SRAM, DDR3 SDRAM, DDR2 SDRAM, or LPDDR2.
6. “D” = Dual power supply (1.2 V/2.5 V), “S” = Single power supply (3.3 V or 3.0 V).
7. V81 package does not support analog feature set. 10M08 V81 F devices support dual image with RSU.
8. “Easy PCB” utilizes 0.8 mm PCB design rules.
9. All data is correct at the time of printing, and may be subject to change without prior notice. For the latest information, please visit www.altera.com.

---

**Indicates feature set options, GPIO count, and LVDS transmitter or receiver count. Feature set options:**
- C = Compact (single image), F = Flash (dual image with RSU), A = Analog (analog features block).
- Each has added premiums.

**Indicates pin migration.**
**Qualification and Certification**

MAX 10 FPGAs are available in Commercial, Industrial, and Automotive (AEC-Q100) temperature grades. In addition, they will be supported in a future release of the functional safety pack, TUV Certified to IEC 61508 and ISO 26262, reducing development time and time to market.

---

**Market Solutions**

MAX 10 FPGAs serve many end market segments and enable a wide variety of applications.

### Automotive Infotainment

<table>
<thead>
<tr>
<th>Component</th>
<th>Options</th>
</tr>
</thead>
<tbody>
<tr>
<td>Video Source</td>
<td>10MO2D, 10M04D</td>
</tr>
<tr>
<td>GPU / SoC</td>
<td>1.2V / 2.5V and VDDIO</td>
</tr>
<tr>
<td>Open LDI</td>
<td>12D+2C miniLVDS</td>
</tr>
<tr>
<td>Video and Image Processing Suite</td>
<td>960 x 540p60</td>
</tr>
<tr>
<td>Logic</td>
<td>40MHz / 280 Mbps x4 (1.12 Gbps)</td>
</tr>
<tr>
<td>miniLVDS</td>
<td>4D+2C LVDS Open LDI</td>
</tr>
</tbody>
</table>

- I/O support flexibility - LVDS inputs, mini-LVDS outputs, and LVCMOS general-purpose input and output pins (GPIOs)
- Intel FPGA intellectual property (IP) - ALTLVDS megafuction and Video and Image Processing Suite
- MAX 10 FPGA integration - Granular family offering to meet unique design needs and on-chip flash for reduced BOM
Industrial Motor Control

- Higher-performance - High control loop update for high-speed motors and direct non-pulse width modulation (PWM) control with parallel processing for precise timing
- Greater flexibility - High I/O counts, internal ADC, custom IP, and tailored resource usage to meet performance requirements
- Lower cost of ownership - Lower part count brings long design lifetime, matched by Intel's long supply lifetime

System Management Applications

- System management – Power-up sequencing, temperature measurement
- Interface bridging – Translate bus protocol and voltages between incompatible devices
- I/O expansion – Increase the available I/O pins of standard devices
The MAX 10 FPGA evaluation and development kits feature Intel FPGA Enpirion® power products and PowerSoCs and can be ordered on www.altera.com/max10 to get your next design up and running as quickly as possible.

With Arduino, PMOD and high-speed mezzanine card (HSMC) headers, both boards support a wealth of daughtercards from 3rd party vendors, such as Arduino (www.arduino.cc), Terasic (www.terasic.com), and SLS (www.slscorp.com).

**MAX 10 FPGA 10M08 Evaluation Kit**

**MAX 10 FPGA 10M50 Development Kit**
Design Tools

Intel offers a range of design tools for MAX 10 FPGAs, including the free Quartus® Prime Web Edition design software, the Nios II Embedded Design Suite, and a host of analysis tools, including the Analog Toolkit, optimized to help get your design into production quickly.

Powering MAX 10 FPGAs

Intel's Enpirion portfolio of power management products offers a broad selection of solutions ideally suited for powering the MAX 10 FPGA family. Together, Intel's MAX 10 FPGA with Enpirion power solutions enables the smallest, most reliable solution while minimizing cost and accelerating time to revenue. Designing a power tree for a MAX 10 FPGA is easy with Intel's suite of FPGA system design tools, such as PowerPlay Early Power Estimator tool, which seamlessly combines FPGA power consumption estimates with a recommended power tree with Enpirion power solutions. For more details and design support for creating the optimal MAX 10 FPGA power tree, please visit the Powering FPGAs Resource Center.

WANT TO DIG DEEPER?

Get more details about our MAX 10 FPGA family by contacting your local Intel sales representative or FAE, or by visiting www.altera.com/max10.